

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I <sup>2</sup> C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	96KB (96K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LQFP (12x12)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101lfafa-v0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

### Table 1-1. List of Ordering Part Numbers

				(1/12)
Pin	Package	Data	Fields of	Ordering Part Number
count		flash	Application Note	
20 pins	20-pin plastic LSSOP	Mounted	А	R5F1006AASP#V0, R5F1006CASP#V0, R5F1006DASP#V0,
	(7.62 mm (300), 0.65			R5F1006EASP#V0
	mm pitch)			R5F1006AASP#X0, R5F1006CASP#X0, R5F1006DASP#X0,
				R5F1006EASP#X0
			D	R5F1006ADSP#V0, R5F1006CDSP#V0, R5F1006DDSP#V0,
				R5F1006EDSP#V0
				R5F1006ADSP#X0, R5F1006CDSP#X0, R5F1006DDSP#X0,
				R5F1006EDSP#X0
			G	R5F1006AGSP#V0, R5F1006CGSP#V0, R5F1006DGSP#V0,
				R5F1006EGSP#V0
				R5F1006AGSP#X0, R5F1006CGSP#X0, R5F1006DGSP#X0,
				R5F1006EGSP#X0
		Not	А	R5F1016AASP#V0, R5F1016CASP#V0, R5F1016DASP#V0,
		mounted		R5F1016EASP#V0
				R5F1016AASP#X0, R5F1016CASP#X0, R5F1016DASP#X0,
				R5F1016EASP#X0
			D	R5F1016ADSP#V0, R5F1016CDSP#V0, R5F1016DDSP#V0,
				R5F1016EDSP#V0
				R5F1016ADSP#X0, R5F1016CDSP#X0, R5F1016DDSP#X0,
				R5F1016EDSP#X0
24 pins	24-pin plastic	Mounted	А	R5F1007AANA#U0, R5F1007CANA#U0, R5F1007DANA#U0,
	HWQFN (4 $ imes$ 4mm,			R5F1007EANA#U0
	0.5 mm pitch)			R5F1007AANA#W0, R5F1007CANA#W0, R5F1007DANA#W0,
				R5F1007EANA#W0
			D	R5F1007ADNA#U0, R5F1007CDNA#U0, R5F1007DDNA#U0,
				R5F1007EDNA#U0
				R5F1007ADNA#W0, R5F1007CDNA#W0, R5F1007DDNA#W0,
				R5F1007EDNA#W0
			G	R5F1007AGNA#U0, R5F1007CGNA#U0, R5F1007DGNA#U0,
				R5F1007EGNA#U0
				R5F1007AGNA#W0, R5F1007CGNA#W0, R5F1007DGNA#W0,
				R5F1007EGNA#W0
		Not	А	R5F1017AANA#U0, R5F1017CANA#U0, R5F1017DANA#U0,
		mounted		R5F1017EANA#U0
				R5F1017AANA#W0, R5F1017CANA#W0, R5F1017DANA#W0,
				R5F1017EANA#W0
			D	R5F1017ADNA#U0, R5F1017CDNA#U0, R5F1017DDNA#U0,
				R5F1017EDNA#U0
				R5F1017ADNA#W0, R5F1017CDNA#W0, R5F1017DDNA#W0,
				R5F1017EDNA#W0


Note For the fields of application, refer to Figure 1-1 Part Number, Memory Size, and Package of RL78/G13.

Caution The ordering part numbers represent the numbers at the time of publication. For the latest ordering part numbers, refer to the target product page of the Renesas Electronics website.



## 1.3.6 36-pin products

• 36-pin plastic WFLGA (4 × 4 mm, 0.5 mm pitch)




	А	В	С	D	E	F	_
	P60/SCLA0	Vdd	P121/X1	P122/X2/EXCLK	P137/INTP0	P40/TOOL0	
6							6
	P62	P61/SDAA0	Vss	REGC	RESET	P120/ANI19	
5							5
4	P72/SO21	P71/SI21/ SDA21	P14/RxD2/SI20/ SDA20/(SCLA0) /(TI03)/(TO03)	P31/TI03/TO03/ INTP4/ PCLBUZ0	P00/TI00/TxD1	P01/TO00/RxD1	4
3	P50/INTP1/ SI11/SDA11	P70/SCK21/ SCL21	P15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02)	P22/ANI2	P20/ANI0/ AVrefp	P21/ANI1/ AVREFM	3
2	P30/INTP3/ SCK11/SCL11	P16/TI01/TO01/ INTP5/(RxD0)	P12/SO00/ TxD0/TOOLTxD /(TI05)/(TO05)	P11/SI00/RxD0/ TOOLRxD/ SDA00/(TI06)/ (TO06)	P24/ANI4	P23/ANI3	2
1	P51/INTP2/ SO11	P17/TI02/TO02/ (TxD0)	P13/TxD2/ SO20/(SDAA0)/ (TI04)/(TO04)	P10/SCK00/ SCL00/(TI07)/ (TO07)	P147/ANI18	P25/ANI5	1
	А	В	С	D	E	F	

### Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.





Cautions 1. Make EVsso, EVss1 pins the same potential as Vss pin.


- 2. Make VDD pin the potential that is higher than EVDD0, EVDD1 pins (EVDD0 = EVDD1).
- 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0 and EVDD1 pins and connect the Vss, EVss0 and EVss1 pins to separate ground lines.
- **3.** Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register** (**PIOR**) in the RL78/G13 User's Manual.



## 1.5.6 36-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.




- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
  - 2. During HALT instruction execution by flash memory.
  - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
  - 4. When high-speed system clock and subsystem clock are stopped.
  - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
  - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
  - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
    - HS (high-speed main) mode: 2.7 V  $\leq$  V\_DD  $\leq$  5.5 V@1 MHz to 32 MHz
      - 2.4 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 16 MHz
    - LS (low-speed main) mode:  $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$  @ 1 MHz to 8 MHz
    - LV (low-voltage main) mode: 1.6 V  $\leq$  V\_{DD}  $\leq$  5.5 V@1 MHz to 4 MHz
  - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
  - 2. fin: High-speed on-chip oscillator clock frequency
  - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
  - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



### 2.5 Peripheral Functions Characteristics

### AC Timing Test Points



### 2.5.1 Serial array unit

### (1) During communication at same potential (UART mode) (TA = -40 to +85°C, 1.6 V $\leq$ EV<sub>DD0</sub> = EV<sub>DD1</sub> $\leq$ V<sub>DD</sub> $\leq$ 5.5 V, Vss = EV<sub>ss0</sub> = EV<sub>ss1</sub> = 0 V)

Parameter	Symbol		Conditions	、 U	h-speed Mode	``	/-speed Mode	``	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1		2.4 V≤ EV	5.5  V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
1.8 \	1.8 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps	
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.7 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fMCK/6 Note 2		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.6 V ≤ EV	$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		_		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$	_			1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when  $E_{VDD0} < V_{DD}$ .

 $2.4~V \leq EV_{\text{DD0}}$  < 2.7 V : MAX. 2.6 Mbps

- $1.8~\text{V} \leq \text{EV}_\text{DD0} < 2.4~\text{V}$  : MAX. 1.3 Mbps
- $1.6~V \leq EV_{\text{DD0}} < 1.8~V$  : MAX. 0.6 Mbps
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{lll} \text{HS (high-speed main) mode:} & 32 \ \text{MHz} \ (2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ & 16 \ \text{MHz} \ (2.4 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LS (low-speed main) mode:} & 8 \ \text{MHz} \ (1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LV (low-voltage main) mode:} & 4 \ \text{MHz} \ (1.6 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \end{array}$ 

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



Parameter	Symbol	Conditions	、 U	h-speed Mode	LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fsc∟	$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ C_{\text{b}} = 50 \ p\text{F}, \ R_{\text{b}} = 2.7 \ k\Omega \end{array}$		1000 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$		400 Note 1		400 Note 1		400 Note 1	kHz
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \text{ R}_b = 5 \text{ k}\Omega$		300 Note 1		300 Note 1		300 Note 1	kHz
		$1.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		250 Note 1		250 Note 1		250 Note 1	kHz
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$		—		250 Note 1		250 Note 1	kHz
Hold time when SCLr = "L"	t∟ow	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$			1850		1850		ns
Hold time when SCLr = "H"	tніgн	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.5 \text{ V},$ $C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	475		1150		1150		ns
		$1.8 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ $C_{\text{b}} = 100 \text{ pF}, \text{ R}_{\text{b}} = 3 \text{ k}\Omega$	1150		1150		1150		ns
		$1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1550		1550		1550		ns
		$1.7 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$	1850		1850		1850		ns
		$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V},$ $C_b = 100 \text{ pF}, \text{R}_b = 5 \text{ k}\Omega$			1850		1850		ns

## (5) During communication at same potential (simplified I<sup>2</sup>C mode) (1/2)

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



Unit

ns

60

130

## tput,

(7) Communica correspond		-	ntial (2.5 V, 3 V) (CSI	mode) (I	naster	mode, S	СКр і	internal	clock ou	tı
(TA = -40 to Parameter	+85°C, 2 Symbol		$7 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V$ Conditions		+ <b>EVsso</b> h-speed Mode	LS (lov	<b>= 0 V)</b> /-speed Mode	LV (low-voltage main) Mode		
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксү1	tксү1 ≥ 2/fс∟к	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 20 \; pF, \; R_b = 1.4 \\ k\Omega \end{array}$	200		1150		1150		
			$\begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 20 \ pF, \ R_b = 2.7 \\ & k\Omega \end{split}$	300		1150		1150		
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \\ 2.7 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ F \end{array}$	4.0 V,	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} \\ 2.3 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ F \end{array}$	2.7 V,	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		]
SCKp low-level width	tĸ∟1	$2.7~V \leq V_b \leq$	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \\ C_b = 20 \ pF, \ R_b = 1.4 \ k\Omega \end{array}$			tксү1/2 – 50		t <sub>ксү1</sub> /2 – 50		
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} \\ 2.3 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ F \end{array}$	2.7 V,	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 – 50		
SIp setup time (to SCKp↑) <sup>№te 1</sup>	tsıĸı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \\ 2.7 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ F \end{array}$	4.0 V,	58		479		479		
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} \\ 2.3 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ F \end{array}$	2.7 V,	121		479		479		
Slp hold time	tksi1	$4.0 V \le EV_{DD}$	$0 \le 5.5 V$ ,	10		10		10		Ī

(Notes, Caution, and Remarks are listed on the next page.)

 $2.7~V \leq V_b \leq 4.0~V,$ 

 $2.3~V \leq V_b \leq 2.7~V,$  $C_b = 20 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$  $4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V},$ 

 $2.7~V \leq V_{b} \leq 4.0~V,$ 

 $2.3~V \leq V_b \leq 2.7~V,$  $C_b = 20 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$ 

 $C_{\text{b}}=20 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$  $2.7 V \le EV_{DD0} < 4.0 V$ ,

 $C_b = 20 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$  $2.7 V \le EV_{DD0} < 4.0 V$ ,

(from SCKp↑) Note 1

Delay time from

 $\mathsf{SCKp}{\downarrow} \text{ to } \mathsf{SOp}$ 

output Note 1

tks01



10

60

130

10

60

130

10

# (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

Parameter	Symbol		<u>≤ Vod ≤ 5.5 V, Vss =</u> nditions	HS ( speed	high- main) de	LS (low			-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>		$4.0 V \le EV_{DD0} \le 5.5 V$ , $2.7 V \le V_b \le 4.0 V$	24 MHz < fмск	14/ fмск				_		ns
			20 MHz < fмск ≤ 24 MHz	12/ fмск		_		—		ns
			8 MHz < fмск ≤ 20 MHz	10/ fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/ fмск				ns
			fмск ≤4 MHz	<b>6/f</b> мск		10/ fмск		10/ fмск		ns
		2.7 V ≤ EV <sub>DD0</sub> < 4.0 V, 2.3 V ≤ V <sub>b</sub> ≤ 2.7 V	24 MHz < fмск	<b>20/</b> fмск				_		ns
			20 MHz < fмск ≤ 24 MHz	16/ fмск				—		ns
		16 MHz < fмск ≤ 20 MHz	14/ fмск				_		ns	
			8 MHz < fмск ≤ 16 MHz	12/ fмск						ns
			4 MHz < fмск ≤ 8 MHz	8/fмск		16/ fмск				ns
			fмск ≤4 MHz	6/fмск		10/ fмск		10/ fмск		ns
		$\begin{split} & 1.8 \ V \leq EV_{DD0} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note}} \end{split}$	24 MHz < fмск	48/ fмск		_		—		ns
		2	20 MHz < fмск ≤ 24 MHz	36/ fмск		_				ns
			16 MHz < fмск ≤ 20 MHz	32/ fмск		—		_		ns
		8 MHz < fмск ≤ 16 MHz	26/ fмск		_		_		ns	
			4 MHz < fмск ≤ 8 MHz	16/ fмск		16/ fмск		_		ns
			fмск ≤4 MHz	10/ fмск		10/ fмск		10/ fмск		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)



# 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS $T_A = -40$ to +105°C)

This chapter describes the following electrical specifications.

Target products G: Industrial applications  $T_A = -40$  to  $+105^{\circ}C$ R5F100xxGxx

- Cautions 1. The RL78 microcontrollers have an on-chip debug function, which is provided for development and evaluation. Do not use the on-chip debug function in products designated for mass production, because the guaranteed number of rewritable times of the flash memory may be exceeded when this function is used, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when the on-chip debug function is used.
  - 2. With products not provided with an EVDD0, EVDD1, EVSS0, or EVSS1 pin, replace EVDD0 and EVDD1 with VDD, or replace EVSS0 and EVSS1 with VSS.
  - 3. The pins mounted depend on the product. Refer to 2.1 Port Function to 2.2.1 Functions for each product.
  - 4. Please contact Renesas Electronics sales office for derating of operation under  $T_A = +85^{\circ}C$  to +105°C. Derating is the systematic reduction of load for the sake of improved reliability.

**Remark** When RL78/G13 is used in the range of  $T_A = -40$  to +85°C, see **CHAPTER 2 ELECTRICAL SPECIFICATIONS (T<sub>A</sub> = -40 to +85°C)**.

There are following differences between the products "G: Industrial applications ( $T_A = -40$  to  $+105^{\circ}C$ )" and the products "A: Consumer applications, and D: Industrial applications".

Parameter	Ар	pplication
	A: Consumer applications, D: Industrial applications	G: Industrial applications
Operating ambient temperature	T <sub>A</sub> = -40 to +85°C	T <sub>A</sub> = -40 to +105°C
Operating mode Operating voltage range	$\begin{array}{l} \text{HS (high-speed main) mode:} \\ \text{2.7 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 32 MHz} \\ \text{2.4 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 16 MHz} \\ \text{LS (low-speed main) mode:} \\ \text{1.8 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 8 MHz} \\ \text{LV (low-voltage main) mode:} \\ \text{1.6 V} \leq V_{\text{DD}} \leq 5.5 \ \text{V@1 MHz to 4 MHz} \end{array}$	HS (high-speed main) mode only: 2.7 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 32 MHz 2.4 V $\leq$ V <sub>DD</sub> $\leq$ 5.5 V@1 MHz to 16 MHz
High-speed on-chip oscillator clock accuracy	$\begin{array}{l} 1.8 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \\ 1.6 \ V \leq V_{DD} < 1.8 \ V \\ \pm 5.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 5.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$	$\begin{array}{l} 2.4 \ V \leq V_{DD} \leq 5.5 \ V \\ \pm 2.0\% @ \ T_{A} = +85 \ to \ +105^{\circ}C \\ \pm 1.0\% @ \ T_{A} = -20 \ to \ +85^{\circ}C \\ \pm 1.5\% @ \ T_{A} = -40 \ to \ -20^{\circ}C \end{array}$
Serial array unit	UART CSI: fcLk/2 (supporting 16 Mbps), fcLk/4 Simplified I <sup>2</sup> C communication	UART CSI: fcLK/4 Simplified I <sup>2</sup> C communication
IICA	Normal mode Fast mode Fast mode plus	Normal mode Fast mode
Voltage detector	Rise detection voltage: 1.67 V to 4.06 V (14 levels) Fall detection voltage: 1.63 V to 3.98 V (14 levels)	Rise detection voltage: 2.61 V to 4.06 V (8 levels) Fall detection voltage: 2.55 V to 3.98 V (8 levels)

(Remark is listed on the next page.)



### RL78/G13 3. ELECTRICAL SPECIFICATIONS (G: INDUSTRIAL APPLICATIONS TA = -40 to +105°C)

Remark The electrical characteristics of the products G: Industrial applications (T<sub>A</sub> = -40 to +105°C) are different from those of the products "A: Consumer applications, and D: Industrial applications". For details, refer to 3.1 to 3.10.

### 3.1 Absolute Maximum Ratings

Parameter	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		–0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	–0.5 to +6.5	V
	EVsso, EVss1	EVsso = EVss1	–0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	$-0.3$ to +2.8 and $-0.3$ to $V_{\text{DD}}$ +0.3 $^{\text{Note 1}}$	V
Input voltage	VI1	P00 to P07, P10 to P17, P30 to P37, P40 to P47,	-0.3 to EV <sub>DD0</sub> +0.3	V
		P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	and –0.3 to $V_{DD}$ +0.3 <sup>Note 2</sup>	
	V <sub>I2</sub>	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vı3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, RESET	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Output voltage	Voi	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147		V
	V <sub>02</sub>	P20 to P27, P150 to P156	-0.3 to V <sub>DD</sub> +0.3 <sup>Note 2</sup>	V
Analog input voltage	VAI1	ANI16 to ANI26	$-0.3$ to EV_DD0 +0.3 and $-0.3$ to AV_{REF}(+) +0.3 $^{\text{Notes 2, 3}}$	V
	Vai2	ANI0 to ANI14	$-0.3$ to V_DD +0.3 and $-0.3$ to AV_{REF}(+) +0.3^{Notes 2, 3}	V

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C) (1/2)

- **Notes 1.** Connect the REGC pin to Vss via a capacitor (0.47 to 1  $\mu$ F). This value regulates the absolute maximum rating of the REGC pin. Do not use this pin with voltage applied to it.
  - 2. Must be 6.5 V or lower.
  - **3.** Do not exceed AVREF(+) + 0.3 V in case of A/D conversion target pin.
- Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- **Remarks 1.** Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.
  - **2.**  $AV_{REF}(+)$  : + side reference voltage of the A/D converter.
  - **3.** Vss : Reference voltage



- Current flowing only to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is in operation.
- 7. Current flowing only to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.
- 8. Current flowing only during data flash rewrite.
- **9.** Current flowing only during self programming.
- 10. For shift time to the SNOOZE mode, see 18.3.3 SNOOZE mode in the RL78/G13 User's Manual.

Remarks 1. fil: Low-speed on-chip oscillator clock frequency

- 2. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
- 3. fclk: CPU/peripheral hardware clock frequency
- 4. Temperature condition of the TYP. value is  $T_A = 25^{\circ}C$



# (7) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)


Parameter	Symbol	Conditions		HS (high-speed main) Mode		Unit
				MIN.	MAX.	
SCKp cycle time <sup>Note 1</sup>	<b>t</b> КСҮ2	4.0 V $\leq$ EV_{DD0} $\leq$ 5.5 V,	24 MHz < fмск	<b>28/f</b> мск		ns
			$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	<b>24/f</b> мск		ns
		$2.7 V \le V_b \le 4.0 V$	$8 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	<b>20/f</b> мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	<b>16/f</b> мск		ns
			fмск $\leq$ 4 MHz	<b>12/f</b> мск		ns
		$\begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \\ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$	24 MHz < fмск	<b>40/f</b> мск		ns
			$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	<b>32/f</b> мск		ns
			$16 \text{ MHz} < f_{MCK} \le 20 \text{ MHz}$	<b>28/f</b> мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	24/fмск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	<b>16/f</b> мск		ns
			fмск $\leq$ 4 MHz	<b>12/f</b> мск		ns
		$2.4~V \leq EV_{\text{DD0}} < 3.3$	24 MHz < fмск	<b>96/f</b> мск		ns
		V,	$20 \text{ MHz} < f_{MCK} \le 24 \text{ MHz}$	<b>72/f</b> мск		ns
		$1.6  V {\le} V_b {\le} 2.0  V$	$16 \text{ MHz} < f_{\text{MCK}} \le 20 \text{ MHz}$	<b>64/f</b> мск		ns
			$8 \text{ MHz} < f_{\text{MCK}} \le 16 \text{ MHz}$	<b>52/f</b> мск		ns
			$4 \text{ MHz} < f_{\text{MCK}} \le 8 \text{ MHz}$	<b>32/f</b> мск		ns
			fмск $\leq$ 4 MHz	20/fмск		ns
SCKp high-/low-level width	tкн2, tк∟2	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V \end{array}$		tkcy2/2 - 24		ns
		$\label{eq:V_eq} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V \end{array}$		tkcy2/2 - 36		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{array}$		tkcy2/2 - 100		ns
SIp setup time (to SCKp↑) <sup>Note2</sup>	tsik2	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V \end{array}$		1/fмск + 40		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V \end{array}$		1/fмск + 40		ns
		$\begin{array}{l} 2.4 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V \leq V_b \leq 2.0 \ V \end{array}$		1/fмск + 60		ns
SIp hold time (from SCKp↑) <sup>№te 3</sup>	tksi2			1/fмск + 62		ns
Delay time from SCKp↓ to SOp output <sup>Note 4</sup>	tkso2	$\label{eq:linear} \begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5. \\ C_{\text{b}} = 30 \; pF, \; R_{\text{b}} = 1 \end{array}$	5 V, 2.7 V $\leq$ Vb $\leq$ 4.0 V, .4 k\Omega		2/fмск + 240	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4. \\ C_{\text{b}} = 30 \ p\text{F}, \ R_{\text{b}} = 2 \end{array}$	0 V, 2.3 V $\leq$ V <sub>b</sub> $\leq$ 2.7 V, 2.7 kΩ		2/fмск + 428	ns
			3 V, 1.6 V $\leq$ Vb $\leq$ 2.0 V		2/fмск + 1146	ns

(Notes, Caution and Remarks are listed on the next page.)



- **Notes 1.** Transfer rate in the SNOOZE mode : MAX. 1 Mbps
  - 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
  - **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp<sup>↑</sup>" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- Caution Select the TTL input buffer for the SIp pin and SCKp pin and the N-ch open drain output (V<sub>DD</sub> tolerance (for the 20- to 52-pin products)/EV<sub>DD</sub> tolerance (for the 64- to 128-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V<sub>H</sub> and V<sub>L</sub>, see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- **Remarks 1.** R<sub>b</sub>[Ω]:Communication line (SOp) pull-up resistance, C<sub>b</sub>[F]: Communication line (SOp) load capacitance, V<sub>b</sub>[V]: Communication line voltage
  - p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 00, 01, 02,

10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

**3.** fMCK: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).

m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))

**4.** CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.



- **Notes 1.** Excludes quantization error ( $\pm 1/2$  LSB).
  - 2. This value is indicated as a ratio (%FSR) to the full-scale value.
  - $\label{eq:scalar} \begin{array}{l} \textbf{3. When } AV_{\text{REFP}} < V_{\text{DD}} \text{, the MAX. values are as follows.} \\ \text{Overall error: } Add \pm 1.0 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Zero-scale error/Full-scale error: } Add \pm 0.05\%\text{FSR} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \text{Integral linearity error/ Differential linearity error: } Add \pm 0.5 \ \text{LSB} \ \text{to the MAX. value when } AV_{\text{REFP}} = V_{\text{DD}} \text{.} \\ \end{array}$
  - 4. Refer to 3.6.2 Temperature sensor/internal reference voltage characteristics.



3.6.5 Power supply voltage rising slope characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD circuit or an external reset until  $V_{DD}$  reaches the operating voltage range shown in 3.4 AC Characteristics.

### 3.7 RAM Data Retention Characteristics

### $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention supply voltage	VDDDR		1.44 <sup>Note</sup>		5.5	V

**Note** This depends on the POR detection voltage. For a falling voltage, data in RAM are retained until the voltage reaches the level that triggers a POR reset but not once it reaches the level at which a POR reset is generated.






R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG, R5F100LJABG

R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG, R5F101LJABG

R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG, R5F100LJGBG

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03




© 2012 Renesas Electronics Corporation. All rights reserved.



R5F100MFAFB, R5F100MGAFB, R5F100MHAFB, R5F100MJAFB, R5F100MKAFB, R5F100MLAFB R5F101MFAFB, R5F101MGAFB, R5F101MHAFB, R5F101MJAFB, R5F101MKAFB, R5F101MLAFB R5F100MFDFB, R5F100MGDFB, R5F100MHDFB, R5F100MJDFB, R5F100MKDFB, R5F100MLDFB R5F101MFDFB, R5F101MGDFB, R5F101MHDFB, R5F101MJDFB, R5F101MKDFB, R5F101MLDFB R5F100MFGFB, R5F100MGGFB, R5F100MHGFB, R5F100MJGFB

JEITA Package Code	RENESAS Code Previous Code MA		MASS (TYP.) [g]
P-LFQFP80-12x12-0.50	PLQP0080KE-A	P80GK-50-8EU-2	0.53



### NOTE

Each lead centerline is located within 0.08 mm of its true position at maximum material condition.


#### ©2012 Renesas Electronics Corporation. All rights reserved.



## 4.13 100-pin Products

R5F100PFAFB, R5F100PGAFB, R5F100PHAFB, R5F100PJAFB, R5F100PKAFB, R5F100PLAFB R5F101PFAFB, R5F101PGAFB, R5F101PHAFB, R5F101PJAFB, R5F101PKAFB, R5F101PLAFB R5F100PFDFB, R5F100PGDFB, R5F100PHDFB, R5F100PJDFB, R5F100PKDFB, R5F100PLDFB R5F101PFDFB, R5F101PGDFB, R5F101PHDFB, R5F101PJDFB, R5F101PKDFB, R5F101PLDFB R5F100PFGFB, R5F100PGGFB, R5F100PHGFB, R5F100PJGFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP100-14x14-0.50	PLQP0100KE-A	P100GC-50-GBR-1	0.69



©2012 Renesas Electronics Corporation. All rights reserved.



**Revision History** 

## RL78/G13 Data Sheet

		Description			
Rev.	Date	Page	Summary		
1.00	Feb 29, 2012	-	First Edition issued		
2.00	Oct 12, 2012	7	Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected.		
		25	1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected.		
		40, 42, 44	1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected.		
		41, 43, 45	1.6 Outline of Functions: Lists of Descriptions changed.		
		59, 63, 67	Descriptions of Note 8 in a table corrected.		
		68	(4) Common to RL78/G13 all products: Descriptions of Notes corrected.		
		69	2.4 AC Characteristics: Symbol of external system clock frequency corrected.		
		96 to 98	2.6.1 A/D converter characteristics: Notes of overall error corrected.		
		100	2.6.2 Temperature sensor characteristics: Parameter name corrected.		
		104	2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected.		
		116	3.10 52-pin products: Package drawings of 52-pin products corrected.		
		120	3.12 80-pin products: Package drawings of 80-pin products corrected.		
3.00	Aug 02, 2013	1	Modification of 1.1 Features		
		3	Modification of 1.2 List of Part Numbers		
		4 to 15	Modification of Table 1-1. List of Ordering Part Numbers, note, and caution		
		16 to 32	Modification of package type in 1.3.1 to 1.3.14		
		33	Modification of description in 1.4 Pin Identification		
		48, 50, 52	Modification of caution, table, and note in 1.6 Outline of Functions		
		55	Modification of description in table of Absolute Maximum Ratings ( $T_A = 25^{\circ}C$ )		
		57	Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics		
		57	Modification of table in 2.2.2 On-chip oscillator characteristics		
		58	Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics		
		59	Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics		
		63	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products		
		64	Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products		
		65	Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products		
		66	Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64- pin products		
		68	Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100- pin products		
		70	Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products		
		72	Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100- pin products		
		74	Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products		
		75	Modification of (4) Peripheral Functions (Common to all products)		
		77	Modification of table in 2.4 AC Characteristics		
		78, 79	Addition of Minimum Instruction Execution Time during Main System Clock Operation		
		80	Modification of figures of AC Timing Test Points and External System Clock Timing		