



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	48
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 12x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	64-LQFP
Supplier Device Package	64-LFQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101lgdfb-x0

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G13					
			20 pins	24 pins	25 pins	30 pins	32 pins	36 pins
128 KB	8 KB	12 KB	—	—	—	R5F100AG	R5F100BG	R5F100CG
	—		—	—	—	R5F101AG	R5F101BG	R5F101CG
96 KB	8 KB	8 KB	—	—	—	R5F100AF	R5F100BF	R5F100CF
	—		—	—	—	R5F101AF	R5F101BF	R5F101CF
64 KB	4 KB	4 KB Note	R5F1006E	R5F1007E	R5F1008E	R5F100AE	R5F100BE	R5F100CE
	—		R5F1016E	R5F1017E	R5F1018E	R5F101AE	R5F101BE	R5F101CE
48 KB	4 KB	3 KB Note	R5F1006D	R5F1007D	R5F1008D	R5F100AD	R5F100BD	R5F100CD
	—		R5F1016D	R5F1017D	R5F1018D	R5F101AD	R5F101BD	R5F101CD
32 KB	4 KB	2 KB	R5F1006C	R5F1007C	R5F1008C	R5F100AC	R5F100BC	R5F100CC
	—		R5F1016C	R5F1017C	R5F1018C	R5F101AC	R5F101BC	R5F101CC
16 KB	4 KB	2 KB	R5F1006A	R5F1007A	R5F1008A	R5F100AA	R5F100BA	R5F100CA
	—		R5F1016A	R5F1017A	R5F1018A	R5F101AA	R5F101BA	R5F101CA

Flash ROM	Data flash	RAM	RL78/G13							
			40 pins	44 pins	48 pins	52 pins	64 pins	80 pins	100 pins	128 pins
512 KB	8 KB	32 KB Note	—	R5F100FL	R5F100GL	R5F100JL	R5F100LL	R5F100ML	R5F100PL	R5F100SL
	—		—	R5F101FL	R5F101GL	R5F101JL	R5F101LL	R5F101ML	R5F101PL	R5F101SL
384 KB	8 KB	24 KB	—	R5F100FK	R5F100GK	R5F100JK	R5F100LK	R5F100MK	R5F100PK	R5F100SK
	—		—	R5F101FK	R5F101GK	R5F101JK	R5F101LK	R5F101MK	R5F101PK	R5F101SK
256 KB	8 KB	20 KB Note	—	R5F100FJ	R5F100GJ	R5F100JJ	R5F100LJ	R5F100MJ	R5F100PJ	R5F100SJ
	—		—	R5F101FJ	R5F101GJ	R5F101JJ	R5F101LJ	R5F101MJ	R5F101PJ	R5F101SJ
192 KB	8 KB	16 KB	R5F100EH	R5F100FH	R5F100GH	R5F100JH	R5F100LH	R5F100MH	R5F100PH	R5F100SH
	—		R5F101EH	R5F101FH	R5F101GH	R5F101JH	R5F101LH	R5F101MH	R5F101PH	R5F101SH
128 KB	8 KB	12 KB	R5F100EG	R5F100FG	R5F100GG	R5F100JG	R5F100LG	R5F100MG	R5F100PG	—
	—		R5F101EG	R5F101FG	R5F101GG	R5F101JG	R5F101LG	R5F101MG	R5F101PG	—
96 KB	8 KB	8 KB	R5F100EF	R5F100FF	R5F100GF	R5F100JF	R5F100LF	R5F100MF	R5F100PF	—
	—		R5F101EF	R5F101FF	R5F101GF	R5F101JF	R5F101LF	R5F101MF	R5F101PF	—
64 KB	4 KB	4 KB Note	R5F100EE	R5F100FE	R5F100GE	R5F100JE	R5F100LE	—	—	—
	—		R5F101EE	R5F101FE	R5F101GE	R5F101JE	R5F101LE	—	—	—
48 KB	4 KB	3 KB Note	R5F100ED	R5F100FD	R5F100GD	R5F100JD	R5F100LD	—	—	—
	—		R5F101ED	R5F101FD	R5F101GD	R5F101JD	R5F101LD	—	—	—
32 KB	4 KB	2 KB	R5F100EC	R5F100FC	R5F100GC	R5F100JC	R5F100LC	—	—	—
	—		R5F101EC	R5F101FC	R5F101GC	R5F101JC	R5F101LC	—	—	—
16 KB	4 KB	2 KB	R5F100EA	R5F100FA	R5F100GA	—	—	—	—	—
	—		R5F101EA	R5F101FA	R5F101GA	—	—	—	—	—

Note The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C, E to G, J, L): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C, E to G, J, L): Start address FEF00H


R5F100xJ, R5F101xJ (x = F, G, J, L, M, P): Start address FAF00H

R5F100xL, R5F101xL (x = F, G, J, L, M, P, S): Start address F7F00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

1.3.11 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65 mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.5 mm pitch)



Cautions 1. Make EV_{SS0} pin the same potential as V_{ss} pin.


2. Make V_{DD} pin the potential that is higher than EV_{VDD0} pin.
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{VDD0} pins and connect the V_{ss} and EV_{SS0} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)




2. Make V_{dd} pin the potential that is higher than EV_{dd0}, EV_{dd1} pins (EV_{dd0} = EV_{dd1}).
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.


2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{dd}, EV_{dd0} and EV_{dd1} pins and connect the V_{ss}, EV_{ss0} and EV_{ss1} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.5 32-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.9 48-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.6 Outline of Functions

[20-pin, 24-pin, 25-pin, 30-pin, 32-pin, 36-pin products]

Caution This outline describes the functions at the time when Peripheral I/O redirection register (PIOR) is set to 00H.

Item	20-pin		24-pin		25-pin		30-pin		32-pin		36-pin											
	R5F1006X	R5F1016X	R5F1007X	R5F1017X	R5F1008X	R5F1018X	R5F100AX	R5F101AX	R5F100BX	R5F101BX	R5F100CX	R5F101CX										
Code flash memory (KB)	16 to 64		16 to 64		16 to 64		16 to 128		16 to 128		16 to 128											
Data flash memory (KB)	4	—	4	—	4	—	4 to 8	—	4 to 8	—	4 to 8	—										
RAM (KB)	2 to 4 ^{Note1}		2 to 4 ^{Note1}		2 to 4 ^{Note1}		2 to 12 ^{Note1}		2 to 12 ^{Note1}		2 to 12 ^{Note1}											
Address space	1 MB																					
Main system clock	High-speed system clock	X1 (crystal/ceramic) oscillation, external main system clock input (EXCLK) HS (High-speed main) mode: 1 to 20 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																				
	High-speed on-chip oscillator	HS (High-speed main) mode: 1 to 32 MHz ($V_{DD} = 2.7$ to 5.5 V), HS (High-speed main) mode: 1 to 16 MHz ($V_{DD} = 2.4$ to 5.5 V), LS (Low-speed main) mode: 1 to 8 MHz ($V_{DD} = 1.8$ to 5.5 V), LV (Low-voltage main) mode: 1 to 4 MHz ($V_{DD} = 1.6$ to 5.5 V)																				
Subsystem clock	—																					
Low-speed on-chip oscillator	15 kHz (TYP.)																					
General-purpose registers	(8-bit register × 8) × 4 banks																					
Minimum instruction execution time	0.03125 μ s (High-speed on-chip oscillator: $f_{IH} = 32$ MHz operation)																					
	0.05 μ s (High-speed system clock: $f_{MX} = 20$ MHz operation)																					
Instruction set	<ul style="list-style-type: none"> • Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits) • Rotate, barrel shift, and bit manipulation (Set, reset, test, and Boolean operation), etc. 																					
I/O port	Total	16	20	21	26	28	32															
	CMOS I/O	13 (N-ch O.D. I/O [V_{DD} withstand voltage]: 5)	15 (N-ch O.D. I/O [V_{DD} withstand voltage]: 6)	15 (N-ch O.D. I/O [V_{DD} withstand voltage]: 6)	21 (N-ch O.D. I/O [V_{DD} withstand voltage]: 9)	22 (N-ch O.D. I/O [V_{DD} withstand voltage]: 9)	26 (N-ch O.D. I/O [V_{DD} withstand voltage]: 10)															
	CMOS input	3	3	3	3	3	3															
	CMOS output	—	—	1	—	—	—															
	N-ch O.D. I/O (withstand voltage: 6 V)	—	2	2	2	3	3															
Timer	16-bit timer	8 channels																				
	Watchdog timer	1 channel																				
	Real-time clock (RTC)	1 channel ^{Note 2}																				
	12-bit interval timer (IT)	1 channel																				
	Timer output	3 channels (PWM outputs: 2 ^{Note 3})	4 channels (PWM outputs: 3 ^{Note 3})	4 channels (PWM outputs: 3 ^{Note 3}), 8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 4}																		
	RTC output	—																				

Notes 1. The flash library uses RAM in self-programming and rewriting of the data flash memory.

The target products and start address of the RAM areas used by the flash library are shown below.

R5F100xD, R5F101xD (x = 6 to 8, A to C): Start address FF300H

R5F100xE, R5F101xE (x = 6 to 8, A to C): Start address FEF00H

For the RAM areas used by the flash library, see **Self RAM list of Flash Self-Programming Library for RL78 Family (R20UT2944)**.

2. Only the constant-period interrupt function when the low-speed on-chip oscillator clock (f_{IL}) is selected

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (4/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OH1} = -10.0 mA	EV _{DD0} – 1.5		V
			4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OH1} = -3.0 mA	EV _{DD0} – 0.7		V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OH1} = -2.0 mA	EV _{DD0} – 0.6		V
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OH1} = -1.5 mA	EV _{DD0} – 0.5		V
			1.6 V $\leq EV_{DD0} < 5.5 \text{ V}$, I _{OH1} = -1.0 mA	EV _{DD0} – 0.5		V
	V _{OH2}	P20 to P27, P150 to P156	1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$, I _{OH2} = -100 μA	V _{DD} – 0.5		V
Output voltage, low	V _{OL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL1} = 20 mA		1.3	V
			4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL1} = 8.5 mA		0.7	V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL1} = 3.0 mA		0.6	V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL1} = 1.5 mA		0.4	V
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL1} = 0.6 mA		0.4	V
			1.6 V $\leq EV_{DD0} < 5.5 \text{ V}$, I _{OL1} = 0.3 mA		0.4	V
	V _{OL2}	P20 to P27, P150 to P156	1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$, I _{OL2} = 400 μA		0.4	V
	V _{OL3}	P60 to P63	4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL3} = 15.0 mA		2.0	V
			4.0 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL3} = 5.0 mA		0.4	V
			2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL3} = 3.0 mA		0.4	V
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$, I _{OL3} = 2.0 mA		0.4	V
			1.6 V $\leq EV_{DD0} < 5.5 \text{ V}$, I _{OL3} = 1.0 mA		0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Notes 1. Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} or V_{SS} , EV_{SS0} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.

2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 32 MHz
 $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 16 MHz

LS (low-speed main) mode: $1.8 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 8 MHz

LV (low-voltage main) mode: $1.6 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @ 1 MHz to 4 MHz

8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

2. f_{IH} : High-speed on-chip oscillator clock frequency

3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)

4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

2.4 AC Characteristics


(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Items	Symbol	Conditions			MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum instruction execution time)	TCY	Main system clock (f _{MAIN}) operation	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μs
				2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
		Subsystem clock (f _{SUB}) operation		1.8 V ≤ V _{DD} ≤ 5.5 V	28.5	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	2.7 V ≤ V _{DD} ≤ 5.5 V	0.03125		1	μs
				2.4 V ≤ V _{DD} < 2.7 V	0.0625		1	μs
			LS (low-speed main) mode	1.8 V ≤ V _{DD} ≤ 5.5 V	0.125		1	μs
			LV (low-voltage main) mode	1.6 V ≤ V _{DD} ≤ 5.5 V	0.25		1	μs
External system clock frequency	f _{EX}	2.7 V ≤ V _{DD} ≤ 5.5 V			1.0		20.0	MHz
		2.4 V ≤ V _{DD} < 2.7 V			1.0		16.0	MHz
		1.8 V ≤ V _{DD} < 2.4 V			1.0		8.0	MHz
		1.6 V ≤ V _{DD} < 1.8 V			1.0		4.0	MHz
	f _{EXS}				32		35	kHz
External system clock input high-level width, low-level width	t _{EXH} , t _{EXL}	2.7 V ≤ V _{DD} ≤ 5.5 V			24			ns
		2.4 V ≤ V _{DD} < 2.7 V			30			ns
		1.8 V ≤ V _{DD} < 2.4 V			60			ns
		1.6 V ≤ V _{DD} < 1.8 V			120			ns
	t _{EXHS} , t _{EXLS}				13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	t _{TIH} , t _{TL}				1/f _{MCK} +10			ns ^{Note}
TO00 to TO07, TO10 to TO17 output frequency	f _{TO}	HS (high-speed main) mode	4.0 V ≤ EV _{DD0} ≤ 5.5 V				16	MHz
			2.7 V ≤ EV _{DD0} < 4.0 V				8	MHz
			1.8 V ≤ EV _{DD0} < 2.7 V				4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
		LS (low-speed main) mode	1.8 V ≤ EV _{DD0} ≤ 5.5 V				4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
		LV (low-voltage main) mode	1.6 V ≤ EV _{DD0} ≤ 5.5 V				2	MHz
		HS (high-speed main) mode	4.0 V ≤ EV _{DD0} ≤ 5.5 V				16	MHz
			2.7 V ≤ EV _{DD0} < 4.0 V				8	MHz
			1.8 V ≤ EV _{DD0} < 2.7 V				4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
PCLBUZ0, PCLBUZ1 output frequency	f _{PCL}	LS (low-speed main) mode	1.8 V ≤ EV _{DD0} ≤ 5.5 V				4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
			1.8 V ≤ EV _{DD0} ≤ 5.5 V				4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
		LV (low-voltage main) mode	1.8 V ≤ EV _{DD0} ≤ 5.5 V				4	MHz
			1.6 V ≤ EV _{DD0} < 1.8 V				2	MHz
			1.8 V ≤ EV _{DD0} ≤ 5.5 V				4	MHz
Interrupt input high-level width, low-level width	t _{INTH} , t _{INTL}	INTP0	1.6 V ≤ V _{DD} ≤ 5.5 V	1				μs
		INTP1 to INTP11	1.6 V ≤ EV _{DD0} ≤ 5.5 V	1				μs
Key interrupt input low-level width	t _{KR}	KR0 to KR7	1.8 V ≤ EV _{DD0} ≤ 5.5 V	250				ns
			1.6 V ≤ EV _{DD0} < 1.8 V	1				μs
RESET low-level width	t _{RSR}				10			μs

(Note and Remark are listed on the next page.)

2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode)

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode	LS (low-speed main) Mode	LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	
Transfer rate ^{Note 1}		2.4 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	5.3		1.3		0.6 Mbps
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—		$f_{MCK}/6$ ^{Note 2}		$f_{MCK}/6$ bps
		Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}$ ^{Note 3}	—		1.3		0.6 Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when $EV_{DD0} < V_{DD}$.

2.4 V $\leq EV_{DD0} < 2.7 \text{ V}$: MAX. 2.6 Mbps

1.8 V $\leq EV_{DD0} < 2.4 \text{ V}$: MAX. 1.3 Mbps

1.6 V $\leq EV_{DD0} < 1.8 \text{ V}$: MAX. 0.6 Mbps

3. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:

HS (high-speed main) mode: 32 MHz (2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$)

16 MHz (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$)

LS (low-speed main) mode: 8 MHz (1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$)

LV (low-voltage main) mode: 4 MHz (1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

- Remarks 1.** p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),
g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)
- 2.** fMCK: Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2)

(TA = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time <small>Note 5</small>	t _{KCY2}	4.0 V ≤ EV _{DD0} ≤ 5.5 V	20 MHz < f _{MCK}	8/f _{MCK}	—	—	—	—	—	ns
			f _{MCK} ≤ 20 MHz	6/f _{MCK}	—	6/f _{MCK}	—	6/f _{MCK}	—	ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V	16 MHz < f _{MCK}	8/f _{MCK}	—	—	—	—	—	ns
			f _{MCK} ≤ 16 MHz	6/f _{MCK}	—	6/f _{MCK}	—	6/f _{MCK}	—	ns
		2.4 V ≤ EV _{DD0} ≤ 5.5 V		6/f _{MCK} and 500	—	6/f _{MCK} and 500	—	6/f _{MCK} and 500	—	ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		6/f _{MCK} and 750	—	6/f _{MCK} and 750	—	6/f _{MCK} and 750	—	ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		6/f _{MCK} and 1500	—	6/f _{MCK} and 1500	—	6/f _{MCK} and 1500	—	ns
SCKp high-/low-level width		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—	—	6/f _{MCK} and 1500	—	6/f _{MCK} and 1500	—	ns
	t _{KL2} , t _{KH2}	4.0 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 7	—	t _{KCY2} /2 – 7	—	t _{KCY2} /2 – 7	—	ns
		2.7 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 8	—	t _{KCY2} /2 – 8	—	t _{KCY2} /2 – 8	—	ns
		1.8 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 18	—	t _{KCY2} /2 – 18	—	t _{KCY2} /2 – 18	—	ns
		1.7 V ≤ EV _{DD0} ≤ 5.5 V		t _{KCY2} /2 – 66	—	t _{KCY2} /2 – 66	—	t _{KCY2} /2 – 66	—	ns
		1.6 V ≤ EV _{DD0} ≤ 5.5 V		—	—	t _{KCY2} /2 – 66	—	t _{KCY2} /2 – 66	—	ns

(Notes, Caution, and Remarks are listed on the next page.)

(7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Slp setup time (to SCKp \downarrow) ^{Note 2}	tsIK1	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω	23		110		110		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω	33		110		110		ns
Slp hold time (from SCKp \downarrow) ^{Note 2}	tKSI1	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω	10		10		10		ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω	10		10		10		ns
Delay time from SCKp \uparrow to SO _p output ^{Note 2}	tKS01	4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω		10		10		10	ns
		2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω		10		10		10	ns

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. R_b[Ω]:Communication line (SCKp, SO_p) pull-up resistance, C_b[F]: Communication line (SCKp, SO_p) load capacitance, V_b[V]: Communication line voltage

2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM number (g = 1)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

2.5.2 Serial interface IICA

(1) I²C standard mode $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions	HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit	
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
SCLA0 clock frequency	f _{SCL}	Standard mode: $f_{CLK} \geq 1 \text{ MHz}$	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	100	0	100	0	100	kHz
			1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	100	0	100	kHz
Setup time of restart condition	t _{SU:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	
Hold time ^{Note 1}	t _{HD:STA}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Hold time when SCLA0 = "L"	t _{LOW}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	
Hold time when SCLA0 = "H"	t _{HIGH}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Data setup time (reception)	t _{SU:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	250	—	250	—	250	—	ns	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	250	—	250	—	ns	
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	0	3.45	0	3.45	0	3.45	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	0	3.45	0	3.45	μs	
Setup time of stop condition	t _{SU:STO}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.0	—	4.0	—	4.0	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.0	—	4.0	—	μs	
Bus-free time	t _{BUF}	2.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.8 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.7 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	4.7	—	4.7	—	4.7	—	μs	
		1.6 V $\leq EV_{DD0} \leq 5.5 \text{ V}$	—	—	4.7	—	4.7	—	μs	

(Notes, Caution and Remark are listed on the next page.)

(3) I²C fast mode plus $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	f _{SCL}	Fast mode plus: $f_{CLK} \geq 10 \text{ MHz}$	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$	0	1000	—	—	—	—	kHz
Setup time of restart condition	t _{SU:STA}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.26		—	—	—	—	μs
Hold time ^{Note 1}	t _{HD:STA}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.26		—	—	—	—	μs
Hold time when SCLA0 = "L"	t _{LOW}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.5		—	—	—	—	μs
Hold time when SCLA0 = "H"	t _{HIGH}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.26		—	—	—	—	μs
Data setup time (reception)	t _{SU:DAT}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		50		—	—	—	—	μs
Data hold time (transmission) ^{Note 2}	t _{HD:DAT}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0	0.45	—	—	—	—	μs
Setup time of stop condition	t _{SU:STO}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.26		—	—	—	—	μs
Bus-free time	t _{BUF}	$2.7 \text{ V} \leq EV_{DD0} \leq 5.5 \text{ V}$		0.5		—	—	—	—	μs

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


<R> 2. The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Fast mode plus: C_b = 120 pF, R_b = 1.1 k Ω

IICA serial transfer timing



Remark n = 0, 1

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $AV_{REFP} = V_{DD}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $AV_{REFP} = V_{DD}$.

4. Values when the conversion time is set to 57 μs (min.) and 95 μs (max.).

5. Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

2.6.4 LVD circuit characteristics

LVD Detection Voltage of Reset Mode and Interrupt Mode $(T_A = -40 \text{ to } +85^\circ\text{C}, V_{PDR} \leq V_{DD} \leq 5.5 \text{ V}, V_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	V_{LVD0}	Power supply rise time	3.98	4.06	4.14	V
		Power supply fall time	3.90	3.98	4.06	V
	V_{LVD1}	Power supply rise time	3.68	3.75	3.82	V
		Power supply fall time	3.60	3.67	3.74	V
	V_{LVD2}	Power supply rise time	3.07	3.13	3.19	V
		Power supply fall time	3.00	3.06	3.12	V
	V_{LVD3}	Power supply rise time	2.96	3.02	3.08	V
		Power supply fall time	2.90	2.96	3.02	V
	V_{LVD4}	Power supply rise time	2.86	2.92	2.97	V
		Power supply fall time	2.80	2.86	2.91	V
	V_{LVD5}	Power supply rise time	2.76	2.81	2.87	V
		Power supply fall time	2.70	2.75	2.81	V
	V_{LVD6}	Power supply rise time	2.66	2.71	2.76	V
		Power supply fall time	2.60	2.65	2.70	V
	V_{LVD7}	Power supply rise time	2.56	2.61	2.66	V
		Power supply fall time	2.50	2.55	2.60	V
	V_{LVD8}	Power supply rise time	2.45	2.50	2.55	V
		Power supply fall time	2.40	2.45	2.50	V
	V_{LVD9}	Power supply rise time	2.05	2.09	2.13	V
		Power supply fall time	2.00	2.04	2.08	V
	V_{LVD10}	Power supply rise time	1.94	1.98	2.02	V
		Power supply fall time	1.90	1.94	1.98	V
	V_{LVD11}	Power supply rise time	1.84	1.88	1.91	V
		Power supply fall time	1.80	1.84	1.87	V
	V_{LVD12}	Power supply rise time	1.74	1.77	1.81	V
		Power supply fall time	1.70	1.73	1.77	V
	V_{LVD13}	Power supply rise time	1.64	1.67	1.70	V
		Power supply fall time	1.60	1.63	1.66	V
Minimum pulse width	t_{LW}		300			μs
Detection delay time					300	μs

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V) (4/5)

Items	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Output voltage, high	V _{OH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -3.0 mA	EV _{DD0} – 0.7		V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -2.0 mA	EV _{DD0} – 0.6		V
			2.4 V ≤ EV _{DD0} ≤ 5.5 V, I _{OH1} = -1.5 mA	EV _{DD0} – 0.5		V
	V _{OH2}	P20 to P27, P150 to P156	2.4 V ≤ V _{DD} ≤ 5.5 V, I _{OH2} = -100 μA	V _{DD} – 0.5		V
Output voltage, low	V _{OL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 8.5 mA		0.7	V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 3.0 mA		0.6	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 1.5 mA		0.4	V
			2.4 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL1} = 0.6 mA		0.4	V
	V _{OL2}	P20 to P27, P150 to P156	2.4 V ≤ V _{DD} ≤ 5.5 V, I _{OL2} = 400 μA		0.4	V
	V _{OL3}	P60 to P63	4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 15.0 mA		2.0	V
			4.0 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 5.0 mA		0.4	V
			2.7 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 3.0 mA		0.4	V
			2.4 V ≤ EV _{DD0} ≤ 5.5 V, I _{OL3} = 2.0 mA		0.4	V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high level in N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

Notes 1. Total current flowing into V_{DD} and EV_{DD0} , including the input leakage current flowing when the level of the input pin is fixed to V_{DD} , EV_{DD0} or V_{SS} , EV_{SS0} . The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.


2. During HALT instruction execution by flash memory.
3. When high-speed on-chip oscillator and subsystem clock are stopped.
4. When high-speed system clock and subsystem clock are stopped.
5. When high-speed on-chip oscillator and high-speed system clock are stopped. When $RTCLPC = 1$ and setting ultra-low current consumption ($AMPHS1 = 1$). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
HS (high-speed main) mode: $2.7 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 32 MHz
 $2.4 \text{ V} \leq V_{DD} \leq 5.5 \text{ V}$ @1 MHz to 16 MHz
8. Regarding the value for current operate the subsystem clock in STOP mode, refer to that in HALT mode.

Remarks 1. f_{MX} : High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
2. f_{IH} : High-speed on-chip oscillator clock frequency
3. f_{SUB} : Subsystem clock frequency (XT1 clock oscillation frequency)
4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^\circ\text{C}$

4.7 40-pin Products

R5F100EAANA, R5F100ECANA, R5F100EDANA, R5F100EEANA, R5F100EFANA, R5F100EGANA, R5F100EHANA
 R5F101EAANA, R5F101ECANA, R5F101EDANA, R5F101EEANA, R5F101EFANA, R5F101EGANA, R5F101EHANA
 R5F100EADNA, R5F100ECDNA, R5F100EDDNA, R5F100EEDNA, R5F100EFDNA, R5F100EGDNA,
 R5F100EHDNA
 R5F101EADNA, R5F101ECDNA, R5F101EDDNA, R5F101EEDNA, R5F101EFDNA, R5F101EGDNA,
 R5F101EHDNA
 R5F100EAGNA, R5F100ECGNA, R5F100EDGNA, R5F100EEGNA, R5F100EFGNA, R5F100EGGNA,
 R5F100EHGNA

JEITA Package code	RENESAS code	Previous code	MASS (TYP) [g]
P-HWQFN40-6x6-0.50	PWQN0040KC-A	P40K8-50-4B4-5	0.09



©2013 Renesas Electronics Corporation. All rights reserved.

4.8 44-pin Products

R5F100FAAfp, R5F100FCAfp, R5F100FDAfp, R5F100FEAfp, R5F100FFAfp, R5F100FGAfp,
 R5F100FHAfp, R5F100FJAfp, R5F100FKAfp, R5F100FLAfp
 R5F101FAAfp, R5F101FCAfp, R5F101FDAfp, R5F101FEAfp, R5F101FFAfp, R5F101FGAfp,
 R5F101FHAfp, R5F101FJAfp, R5F101FKAfp, R5F101FLAfp
 R5F100FADfp, R5F100FCDFP, R5F100FDDfp, R5F100FEDfp, R5F100FFDFP, R5F100FGDFP,
 R5F100FHDFP, R5F100FJDFP, R5F100FKDFP, R5F100FLDFP
 R5F101FADfp, R5F101FCDFP, R5F101FDDfp, R5F101FEDfp, R5F101FFDFP, R5F101FGDFP,
 R5F101FHDFP, R5F101FJDFP, R5F101FKDFP, R5F101FLDFP
 R5F100FAGfp, R5F100FCGfp, R5F100FDGfp, R5F100FEGfp, R5F100FFGfp, R5F100FGGfp,
 R5F100FHGfp, R5F100FJGfp

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36

