



Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 48 |
| Program Memory Size | 192KB (192K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 16K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 12x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 64-LQFP |
| Supplier Device Package | 64-LFQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101lhafb-x0 |

1.2 List of Part Numbers


Figure 1-1. Part Number, Memory Size, and Package of RL78/G13



- Notes**
1. Products only for "A: Consumer applications ($T_A = -40$ to $+85^\circ\text{C}$)", and "G: Industrial applications ($T_A = -40$ to $+105^\circ\text{C}$)"
 2. Products only for "A: Consumer applications ($T_A = -40$ to $+85^\circ\text{C}$)", and "D: Industrial applications ($T_A = -40$ to $+85^\circ\text{C}$)"

1.3.4 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)




Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.3.5 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.5 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.
- It is recommended to connect an exposed die pad to V_{ss}.

1.5.7 40-pin products



Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

- The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see **6.9.3 Operation as multiple PWM output function** in the RL78/G13 User's Manual).
- When setting to PIOR = 1

(2/2)

| Item | | 40-pin | | 44-pin | | 48-pin | | 52-pin | | 64-pin | |
|---|----------|---|-----------|-------------|-----------|-------------|-----------|-------------|-----------|-------------|-----------|
| | | R5F100Ex | R5F101Ex | R5F100Fx | R5F101Fx | R5F100Gx | R5F101Gx | R5F100Lx | R5F101Lx | R5F100Lx | R5F101Lx |
| Clock output/buzzer output | | 2 | | 2 | | 2 | | 2 | | 2 | |
| | | <ul style="list-style-type: none">2.44 kHz, 4.88 kHz, 9.76 kHz, 1.25 MHz, 2.5 MHz, 5 MHz, 10 MHz (Main system clock: f_{MAIN} = 20 MHz operation)256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (Subsystem clock: f_{SUB} = 32.768 kHz operation) | | | | | | | | | |
| 8/10-bit resolution A/D converter | | 9 channels | | 10 channels | | 10 channels | | 12 channels | | 12 channels | |
| Serial interface | | [40-pin, 44-pin products] <ul style="list-style-type: none">CSI: 1 channel/simplified I²C: 1 channel/UART: 1 channelCSI: 1 channel/simplified I²C: 1 channel/UART: 1 channelCSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel [48-pin, 52-pin products] <ul style="list-style-type: none">CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channelCSI: 1 channel/simplified I²C: 1 channel/UART: 1 channelCSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel [64-pin products] <ul style="list-style-type: none">CSI: 2 channels/simplified I²C: 2 channels/UART: 1 channelCSI: 2 channels/simplified I²C: 2 channels/UART: 1 channelCSI: 2 channels/simplified I²C: 2 channels/UART (UART supporting LIN-bus): 1 channel | | | | | | | | | |
| | | I ² C bus | 1 channel | | 1 channel | | 1 channel | | 1 channel | | 1 channel |
| Multiplier and divider/multiply-accumulator | | <ul style="list-style-type: none">16 bits × 16 bits = 32 bits (Unsigned or signed)32 bits ÷ 32 bits = 32 bits (Unsigned)16 bits × 16 bits + 32 bits = 32 bits (Unsigned or signed) | | | | | | | | | |
| DMA controller | | 2 channels | | | | | | | | | |
| Vectored interrupt sources | Internal | 27 | | 27 | | 27 | | 27 | | 27 | |
| | External | 7 | | 7 | | 10 | | 12 | | 13 | |
| Key interrupt | | 4 | | 4 | | 6 | | 8 | | 8 | |
| Reset | | <ul style="list-style-type: none">Reset by RESET pinInternal reset by watchdog timerInternal reset by power-on-resetInternal reset by voltage detectorInternal reset by illegal instruction execution ^{Note}Internal reset by RAM parity errorInternal reset by illegal-memory access | | | | | | | | | |
| Power-on-reset circuit | | <ul style="list-style-type: none">Power-on-reset: 1.51 V (TYP.)Power-down-reset: 1.50 V (TYP.) | | | | | | | | | |
| Voltage detector | | <ul style="list-style-type: none">Rising edge : 1.67 V to 4.06 V (14 stages)Falling edge : 1.63 V to 3.98 V (14 stages) | | | | | | | | | |
| On-chip debug function | | Provided | | | | | | | | | |
| Power supply voltage | | V _{DD} = 1.6 to 5.5 V (T _A = -40 to +85°C) V _{DD} = 2.4 to 5.5 V (T _A = -40 to +105°C) | | | | | | | | | |
| Operating ambient temperature | | T _A = 40 to +85°C (A: Consumer applications, D: Industrial applications) T _A = 40 to +105°C (G: Industrial applications) | | | | | | | | | |

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.

<R>

Absolute Maximum Ratings (T_A = 25°C) (2/2)

| Parameter | Symbols | Conditions | | Ratings | Unit |
|-------------------------------|----------------------------------|------------------------------|--|--|------------|
| Output current, high | I _{OH1} | Per pin | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | −40 | mA |
| | | Total of all pins −170 mA | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | −70 | mA |
| | | | P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 | −100 | mA |
| | I _{OH2} | Per pin | P20 to P27, P150 to P156 | −0.5 | mA |
| | | Total of all pins | | −2 | mA |
| | Output current, low | I _{OL1} | Per pin | P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147 | 40 |
| Total of all pins 170 mA | | | P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 | 70 | mA |
| | | | P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 | 100 | mA |
| I _{OL2} | | Per pin | P20 to P27, P150 to P156 | 1 | mA |
| | | Total of all pins | | 5 | mA |
| Operating ambient temperature | | T _A | In normal operation mode | | −40 to +85 |
| | In flash memory programming mode | | | | |
| Storage temperature | T _{stg} | | | −65 to +150 | °C |

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(3) 128-pin products, and flash ROM: 384 to 512 KB of 44- to 100-pin products

(T_A = -40 to +85°C, 1.6 V ≤ E_{VDD0} = E_{VDD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = E_{VSS0} = E_{VSS1} = 0 V) (2/2)

| Parameter | Symbol | Conditions | | | | MIN. | TYP. | MAX. | Unit | |
|--------------------------|------------------------------------|-----------------------------|---|---|-------------------------|------|-------|------|-------|----|
| Supply current Note 1 | I _{DD2} Note 2 | HALT mode | HS (high-speed main) mode Note 7 | f _{IH} = 32 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.62 | 1.89 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.62 | 1.89 | mA | |
| | | | | f _{IH} = 24 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.50 | 1.48 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 1.48 | mA | |
| | | | | f _{IH} = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.44 | 1.12 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.12 | mA | |
| | | | LS (low-speed main) mode Note 7 | f _{IH} = 8 MHz ^{Note 4} | V _{DD} = 3.0 V | | 290 | 620 | μA | |
| | | | | | V _{DD} = 2.0 V | | 290 | 620 | μA | |
| | | | LV (low-voltage main) mode Note 7 | f _{IH} = 4 MHz ^{Note 4} | V _{DD} = 3.0 V | | 460 | 700 | μA | |
| | | | | | V _{DD} = 2.0 V | | 460 | 700 | μA | |
| | | | HS (high-speed main) mode Note 7 | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.31 | 1.14 | mA | |
| | | | | | Resonator connection | | 0.48 | 1.34 | mA | |
| | | | | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.31 | 1.14 | mA | |
| | | | | | Resonator connection | | 0.48 | 1.34 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.21 | 0.68 | mA | |
| | | | | | Resonator connection | | 0.28 | 0.76 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.21 | 0.68 | mA | |
| | | | | | Resonator connection | | 0.28 | 0.76 | mA | |
| | | | LS (low-speed main) mode Note 7 | f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 110 | 390 | μA | |
| | | | | | Resonator connection | | 160 | 450 | μA | |
| | | | | f _{MX} = 8 MHz ^{Note 3} , V _{DD} = 2.0 V | Square wave input | | 110 | 390 | μA | |
| | | | | | Resonator connection | | 160 | 450 | μA | |
| | | | Subsystem clock operation | f _{SUB} = 32.768 kHz ^{Note 5} T _A = −40°C | Square wave input | | 0.31 | 0.66 | μA | |
| | | | | | Resonator connection | | 0.50 | 0.85 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +25°C | Square wave input | | 0.38 | 0.66 | μA | |
| | | | | | Resonator connection | | 0.57 | 0.85 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +50°C | Square wave input | | 0.47 | 3.49 | μA | |
| | | | | | Resonator connection | | 0.66 | 3.68 | μA | |
| | | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +70°C | Square wave input | | 0.80 | 6.10 | μA | |
| | | | | | Resonator connection | | 0.99 | 6.29 | μA | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +85°C | Square wave input | | 1.52 | 10.46 | μA | | |
| | | | | Resonator connection | | 1.71 | 10.65 | μA | | |
| | I _{DD3} ^{Note 6} | STOP mode ^{Note 8} | T _A = −40°C | | | | | 0.19 | 0.54 | μA |
| | | | T _A = +25°C | | | | | 0.26 | 0.54 | μA |
| | | | T _A = +50°C | | | | | 0.35 | 3.37 | μA |
| | | | T _A = +70°C | | | | | 0.68 | 5.98 | μA |
| | | | T _A = +85°C | | | | | 1.40 | 10.34 | μA |
| | | | | | | | | | | |

(Notes and Remarks are listed on the next page.)

2.4 AC Characteristics

(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Items | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|---------------------------------------|--|-----------------------------------|-----------------------------------|---------|------|--------------------|
| Instruction cycle (minimum instruction execution time) | T _{CY} | Main system clock (f _{MAIN}) operation | HS (high-speed main) mode | 2.7 V ≤ V _{DD} ≤ 5.5 V | 0.03125 | 1 | μs |
| | | | | 2.4 V ≤ V _{DD} < 2.7 V | 0.0625 | 1 | μs |
| | | | LS (low-speed main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.125 | 1 | μs |
| | | | LV (low-voltage main) mode | 1.6 V ≤ V _{DD} ≤ 5.5 V | 0.25 | 1 | μs |
| | | Subsystem clock (f _{SUB}) operation | | 1.8 V ≤ V _{DD} ≤ 5.5 V | 28.5 | 30.5 | 31.3 μs |
| | | In the self programming mode | HS (high-speed main) mode | 2.7 V ≤ V _{DD} ≤ 5.5 V | 0.03125 | 1 | μs |
| | | | | 2.4 V ≤ V _{DD} < 2.7 V | 0.0625 | 1 | μs |
| | | | LS (low-speed main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.125 | 1 | μs |
| | | | LV (low-voltage main) mode | 1.8 V ≤ V _{DD} ≤ 5.5 V | 0.25 | 1 | μs |
| External system clock frequency | f _{EX} | 2.7 V ≤ V _{DD} ≤ 5.5 V | | 1.0 | | 20.0 | MHz |
| | | 2.4 V ≤ V _{DD} < 2.7 V | | 1.0 | | 16.0 | MHz |
| | | 1.8 V ≤ V _{DD} < 2.4 V | | 1.0 | | 8.0 | MHz |
| | | 1.6 V ≤ V _{DD} < 1.8 V | | 1.0 | | 4.0 | MHz |
| | f _{EXS} | | | 32 | | 35 | kHz |
| External system clock input high-level width, low-level width | t _{EXH} , t _{EXL} | 2.7 V ≤ V _{DD} ≤ 5.5 V | | 24 | | | ns |
| | | 2.4 V ≤ V _{DD} < 2.7 V | | 30 | | | ns |
| | | 1.8 V ≤ V _{DD} < 2.4 V | | 60 | | | ns |
| | | 1.6 V ≤ V _{DD} < 1.8 V | | 120 | | | ns |
| | t _{EXHS} , t _{EXLS} | | | 13.7 | | | μs |
| Ti00 to Ti07, Ti10 to Ti17 input high-level width, low-level width | t _{TIH} , t _{TIL} | | | 1/f _{MCK} +10 | | | ns ^{Note} |
| TO00 to TO07, TO10 to TO17 output frequency | f _{TO} | HS (high-speed main) mode | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | 16 | MHz |
| | | | | 2.7 V ≤ EV _{DD0} < 4.0 V | | 8 | MHz |
| | | | | 1.8 V ≤ EV _{DD0} < 2.7 V | | 4 | MHz |
| | | | | 1.6 V ≤ EV _{DD0} < 1.8 V | | 2 | MHz |
| | | LS (low-speed main) mode | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 4 | MHz |
| | | | | 1.6 V ≤ EV _{DD0} < 1.8 V | | 2 | MHz |
| | | LV (low-voltage main) mode | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | | 2 | MHz |
| PCLBUZ0, PCLBUZ1 output frequency | f _{PCL} | HS (high-speed main) mode | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | 16 | MHz |
| | | | | 2.7 V ≤ EV _{DD0} < 4.0 V | | 8 | MHz |
| | | | | 1.8 V ≤ EV _{DD0} < 2.7 V | | 4 | MHz |
| | | | | 1.6 V ≤ EV _{DD0} < 1.8 V | | 2 | MHz |
| | | LS (low-speed main) mode | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 4 | MHz |
| | | | | 1.6 V ≤ EV _{DD0} < 1.8 V | | 2 | MHz |
| | | LV (low-voltage main) mode | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 4 | MHz |
| | | | | 1.6 V ≤ EV _{DD0} < 1.8 V | | 2 | MHz |
| Interrupt input high-level width, low-level width | t _{INTH} , t _{INTL} | INTP0 | 1.6 V ≤ V _{DD} ≤ 5.5 V | 1 | | | μs |
| | | INTP1 to INTP11 | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | 1 | | | μs |
| Key interrupt input low-level width | t _{KR} | KR0 to KR7 | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | 250 | | | ns |
| | | | 1.6 V ≤ EV _{DD0} < 1.8 V | 1 | | | μs |
| RESET low-level width | t _{RSL} | | | 10 | | | μs |

(Note and Remark are listed on the next page.)

(3) During communication at same potential (CSI mode) (master mode, SCKp... internal clock output)

(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|--|--|-----------------------------------|----------------------------|------|----------------------------|------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 4/f _{CLK} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 125 | | 500 | | 1000 | | ns |
| | | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | 250 | | 500 | | 1000 | | ns |
| | | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | 500 | | 500 | | 1000 | | ns |
| | | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | 1000 | | 1000 | | 1000 | | ns |
| | | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | — | | 1000 | | 1000 | | ns |
| SCKp high-/low-level width | t _{KH1} , t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 12 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 18 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 38 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | t _{KCY1} /2 – 100 | | t _{KCY1} /2 – 100 | | t _{KCY1} /2 – 100 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | | — | | t _{KCY1} /2 – 100 | | t _{KCY1} /2 – 100 | | ns |
| Slp setup time (to SCKp↑) <small>Note 1</small> | t _{SIK1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V | | 44 | | 110 | | 110 | | ns |
| | | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 44 | | 110 | | 110 | | ns |
| | | 2.4 V ≤ EV _{DD0} ≤ 5.5 V | | 75 | | 110 | | 110 | | ns |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 110 | | 110 | | 110 | | ns |
| | | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | 220 | | 220 | | 220 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | | — | | 220 | | 220 | | ns |
| Slp hold time (from SCKp↑) <small>Note 2</small> | t _{SH1} | 1.7 V ≤ EV _{DD0} ≤ 5.5 V | | 19 | | 19 | | 19 | | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V | | — | | 19 | | 19 | | ns |
| Delay time from SCKp↓ to SOp output <small>Note 3</small> | t _{KSO1} | 1.7 V ≤ EV _{DD0} ≤ 5.5 V C = 30 pF <small>Note 4</small> | | | 25 | | 25 | | 25 | ns |
| | | 1.6 V ≤ EV _{DD0} ≤ 5.5 V C = 30 pF <small>Note 4</small> | | | — | | 25 | | 25 | ns |

- Notes**
1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 4. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg).

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)**(T_A = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)**

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit | |
|---|--------|------------|---|---------------------------|-----------------------------------|-------------------------------|-----------------------------------|-------------------------------|------|-------------------------------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | | |
| Transfer rate | | Reception | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | | | f _{MCK} /6 Note 1 | | f _{MCK} /6 Note 1 | | f _{MCK} /6 Note 1 | bps |
| | | | | | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | | Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 4} | | | | | | | | |
| | | | | | | 5.3 | | 1.3 | | 0.6 | Mbps |
| | | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | | | f _{MCK} /6 Note 1 | | f _{MCK} /6 Note 1 | | f _{MCK} /6 Note 1 | bps |
| | | | | | | 5.3 | | 1.3 | | 0.6 | Mbps |
| 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V | | | f _{MCK} /6 Notes 1 to 3 | | f _{MCK} /6 Notes 1, 2 | | f _{MCK} /6 Notes 1, 2 | bps | | | |
| | | | 5.3 | | 1.3 | | 0.6 | Mbps | | | |
| Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} ^{Note 4} | | | | | | | | | | | |
| | | | | | | | | | | | |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.**2.** Use it with EV_{DD0} ≥ V_b.**3.** The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 2.6 Mbps1.8 V ≤ EV_{DD0} < 2.4 V : MAX. 1.3 Mbps**4.** The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are:HS (high-speed main) mode: 32 MHz (2.7 V ≤ V_{DD} ≤ 5.5 V)16 MHz (2.4 V ≤ V_{DD} ≤ 5.5 V)LS (low-speed main) mode: 8 MHz (1.8 V ≤ V_{DD} ≤ 5.5 V)LV (low-voltage main) mode: 4 MHz (1.6 V ≤ V_{DD} ≤ 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage**2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)**3.** f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.


(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output)
(1/3)(T_A = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|-----------------------|-------------------|--|----------------------------|------|----------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCKp cycle time | t _{KCY1} | t _{KCY1} ≥ 4/f _{CLK} 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 300 | | 1150 | | 1150 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 500 | | 1150 | | 1150 | | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , C _b = 30 pF, R _b = 5.5 kΩ | 1150 | | 1150 | | 1150 | | ns |
| SCKp high-level width | t _{KH1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 75 | | t _{KCY1} /2 – 75 | | t _{KCY1} /2 – 75 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 170 | | t _{KCY1} /2 – 170 | | t _{KCY1} /2 – 170 | | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 – 458 | | t _{KCY1} /2 – 458 | | t _{KCY1} /2 – 458 | | ns |
| SCKp low-level width | t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 12 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 18 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note} , C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | t _{KCY1} /2 – 50 | | ns |

Note Use it with EV_{DD0} ≥ V_b.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

CSI mode connection diagram (during communication at different potential)

- Remarks**
1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number ($mn = 00$))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

<R>

- Notes**
1. The first clock pulse is generated after this period when the start/restart condition is detected.
 2. The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: C_b = 400 pF, R_b = 2.7 kΩ

(2) I²C fast mode(T_A = -40 to +85°C, 1.6 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|---------------------|--|-----------------------------------|---------------------------|------|--------------------------|------|----------------------------|------|------|
| | | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| SCLA0 clock frequency | f _{SCL} | Fast mode: f _{CLK} ≥ 3.5 MHz | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| | | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | 0 | 400 | 0 | 400 | 0 | 400 | kHz |
| Setup time of restart condition | t _{SU:STA} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time ^{Note 1} | t _{HD:STA} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| Hold time when SCLA0 = "L" | t _{LOW} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 1.3 | | 1.3 | | 1.3 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 1.3 | | 1.3 | | 1.3 | | μs |
| Hold time when SCLA0 = "H" | t _{HIGH} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| Data setup time (reception) | t _{SU:DAT} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 100 | | 100 | | 100 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 100 | | 100 | | 100 | | μs |
| Data hold time (transmission) ^{Note 2} | t _{HD:DAT} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs |
| Setup time of stop condition | t _{SU:STO} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 0.6 | | 0.6 | | 0.6 | | μs |
| Bus-free time | t _{BUF} | 2.7 V ≤ EV _{DD0} ≤ 5.5 V | | 1.3 | | 1.3 | | 1.3 | | μs |
| | | 1.8 V ≤ EV _{DD0} ≤ 5.5 V | | 1.3 | | 1.3 | | 1.3 | | μs |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.2. The maximum value (MAX.) of t_{HD:DAT} is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.**Caution** The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1}, I_{OL1}, V_{OH1}, V_{OL1}) must satisfy the values in the redirect destination.**Remark** The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.Fast mode: C_b = 320 pF, R_b = 1.1 kΩ

<R>

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products**($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$) (2/2)**

| Parameter | Symbol | Conditions | | | | MIN. | TYP. | MAX. | Unit | |
|--------------------------|------------------------------------|--|---|---|-------------------------|-------|------|------|-------|----|
| Supply current Note 1 | I _{DD2} Note 2 | HALT mode | HS (high-speed main) mode Note 7 | f _{IH} = 32 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.62 | 3.40 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.62 | 3.40 | mA | |
| | | | | f _{IH} = 24 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.50 | 2.70 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.50 | 2.70 | mA | |
| | | | | f _{IH} = 16 MHz ^{Note 4} | V _{DD} = 5.0 V | | 0.44 | 1.90 | mA | |
| | | | | | V _{DD} = 3.0 V | | 0.44 | 1.90 | mA | |
| | | | HS (high-speed main) mode Note 7 | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.31 | 2.10 | mA | |
| | | | | | Resonator connection | | 0.48 | 2.20 | mA | |
| | | | | f _{MX} = 20 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.31 | 2.10 | mA | |
| | | | | | Resonator connection | | 0.48 | 2.20 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 5.0 V | Square wave input | | 0.21 | 1.10 | mA | |
| | | | | | Resonator connection | | 0.28 | 1.20 | mA | |
| | | | | f _{MX} = 10 MHz ^{Note 3} , V _{DD} = 3.0 V | Square wave input | | 0.21 | 1.10 | mA | |
| | | | | | Resonator connection | | 0.28 | 1.20 | mA | |
| | | Subsystem clock operation | f _{SUB} = 32.768 kHz ^{Note 5} T _A = −40°C | Square wave input | | 0.28 | 0.61 | μA | | |
| | | | | Resonator connection | | 0.47 | 0.80 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +25°C | Square wave input | | 0.34 | 0.61 | μA | | |
| | | | | Resonator connection | | 0.53 | 0.80 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +50°C | Square wave input | | 0.41 | 2.30 | μA | | |
| | | | | Resonator connection | | 0.60 | 2.49 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +70°C | Square wave input | | 0.64 | 4.03 | μA | | |
| | | | | Resonator connection | | 0.83 | 4.22 | μA | | |
| | | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +85°C | Square wave input | | 1.09 | 8.04 | μA | | |
| | | | | Resonator connection | | 1.28 | 8.23 | μA | | |
| | | f _{SUB} = 32.768 kHz ^{Note 5} T _A = +105°C | Square wave input | | 5.50 | 41.00 | μA | | | |
| | | | Resonator connection | | 5.50 | 41.00 | μA | | | |
| | I _{DD3} ^{Note 6} | STOP mode ^{Note 8} | T _A = −40°C | | | | | 0.19 | 0.52 | μA |
| | | | T _A = +25°C | | | | | 0.25 | 0.52 | μA |
| | | | T _A = +50°C | | | | | 0.32 | 2.21 | μA |
| | | | T _A = +70°C | | | | | 0.55 | 3.94 | μA |
| | | | T _A = +85°C | | | | | 1.00 | 7.95 | μA |
| | | | T _A = +105°C | | | | | 5.00 | 40.00 | μA |

(Notes and Remarks are listed on the next page.)

(3) Peripheral Functions (Common to all products)**($T_A = -40$ to $+105^\circ\text{C}$, $2.4\text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5\text{ V}$, $\text{V}_{\text{SS}} = \text{EV}_{\text{SS}0} = \text{EV}_{\text{SS}1} = 0\text{ V}$)**

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-----------------------------------|----------------------------------|--|------|------|-------|---------------|
| Low-speed on-chip oscillator operating current | I_{FIL} Note 1 | | | | 0.20 | | μA |
| RTC operating current | I_{RTC} Notes 1, 2, 3 | | | | 0.02 | | μA |
| 12-bit interval timer operating current | I_{IT} Notes 1, 2, 4 | | | | 0.02 | | μA |
| Watchdog timer operating current | I_{WDT} Notes 1, 2, 5 | $f_{\text{IL}} = 15\text{ kHz}$ | | | 0.22 | | μA |
| A/D converter operating current | I_{ADC} Notes 1, 6 | When conversion at maximum speed | Normal mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 5.0\text{ V}$ | | 1.3 | 1.7 | mA |
| | | | Low voltage mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 3.0\text{ V}$ | | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | I_{ADREF} Note 1 | | | | 75.0 | | μA |
| Temperature sensor operating current | I_{TMPS} Note 1 | | | | 75.0 | | μA |
| LVD operating current | I_{LVD} Notes 1, 7 | | | | 0.08 | | μA |
| Self programming operating current | I_{FSP} Notes 1, 9 | | | | 2.50 | 12.20 | mA |
| BGO operating current | I_{BGO} Notes 1, 8 | | | | 2.50 | 12.20 | mA |
| SNOOZE operating current | I_{SNOZ} Note 1 | ADC operation | The mode is performed ^{Note 10} | | 0.50 | 1.10 | mA |
| | | | The A/D conversion operations are performed, Low voltage mode, $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}} = 3.0\text{ V}$ | | 1.20 | 2.04 | mA |
| | | CSI/UART operation | | | 0.70 | 1.54 | mA |

Notes 1. Current flowing to the V_{DD} .

2. When high speed on-chip oscillator and high-speed system clock are stopped.


3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either $I_{\text{DD}1}$ or $I_{\text{DD}2}$, and I_{RTC} , when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added. $I_{\text{DD}2}$ subsystem clock operation includes the operational current of the real-time clock.4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either $I_{\text{DD}1}$ or $I_{\text{DD}2}$, and I_{IT} , when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added.5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of $I_{\text{DD}1}$, $I_{\text{DD}2}$ or $I_{\text{DD}3}$ and I_{WDT} when the watchdog timer operates.

Notes 1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps

2. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp setup time becomes “to $\text{SCKp}\downarrow$ ” when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
3. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The Slp hold time becomes “from $\text{SCKp}\downarrow$ ” when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.
4. When $\text{DAPmn} = 0$ and $\text{CKPmn} = 0$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 1$. The delay time to SOp output becomes “from $\text{SCKp}\uparrow$ ” when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$.

Caution Select the TTL input buffer for the Slp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)




- Remarks** 1. $R_b[\Omega]$: Communication line (SOp) pull-up resistance, $C_b[\text{F}]$: Communication line (SOp) load capacitance, $V_b[\text{V}]$: Communication line voltage
2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential. Use other CSI for communication at different potential.

3.6.3 POR circuit characteristics

 $(T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0$ V)


| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---------------------|-----------|------------------------|------|------|------|---------------|
| Detection voltage | V_{POR} | Power supply rise time | 1.45 | 1.51 | 1.57 | V |
| | V_{PDR} | Power supply fall time | 1.44 | 1.50 | 1.56 | V |
| Minimum pulse width | T_{PW} | | 300 | | | μs |

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR} . This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG,
 R5F100LJABG
 R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG,
 R5F101LJABG
 R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG,
 R5F100LJGBG

| JEITA Package Code | RENESAS Code | Previous Code | MASS (TYP.) [g] |
|--------------------|--------------|----------------|-----------------|
| P-VFBGA64-4x4-0.40 | PVBG0064LA-A | P64F1-40-AA2-2 | 0.03 |



| Rev. | Date | Description | |
|------|--------------|-------------|--|
| | | Page | Summary |
| 3.00 | Aug 02, 2013 | 81 | Modification of figure of AC Timing Test Points |
| | | 81 | Modification of description and note 3 in (1) During communication at same potential (UART mode) |
| | | 83 | Modification of description in (2) During communication at same potential (CSI mode) |
| | | 84 | Modification of description in (3) During communication at same potential (CSI mode) |
| | | 85 | Modification of description in (4) During communication at same potential (CSI mode) (1/2) |
| | | 86 | Modification of description in (4) During communication at same potential (CSI mode) (2/2) |
| | | 88 | Modification of table in (5) During communication at same potential (simplified I ² C mode) (1/2) |
| | | 89 | Modification of table and caution in (5) During communication at same potential (simplified I ² C mode) (2/2) |
| | | 91 | Modification of table and notes 1 and 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2) |
| | | 92, 93 | Modification of table and notes 2 to 7 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 94 | Modification of remarks 1 to 4 in (6) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2) |
| | | 95 | Modification of table in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (1/2) |
| | | 96 | Modification of table and caution in (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (2/2) |
| | | 97 | Modification of table in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/3) |
| | | 98 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/3) |
| | | 99 | Modification of table, note 1, and caution in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 100 | Modification of remarks 3 and 4 in (8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (3/3) |
| | | 102 | Modification of table in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (1/2) |
| | | 103 | Modification of table and caution in (9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (2/2) |
| | | 106 | Modification of table in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (1/2) |
| | | 107 | Modification of table, note 1, and caution in (10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I ² C mode) (2/2) |
| | | 109 | Addition of (1) I ² C standard mode |
| | | 111 | Addition of (2) I ² C fast mode |
| | | 112 | Addition of (3) I ² C fast mode plus |
| | | 112 | Modification of IICA serial transfer timing |
| | | 113 | Addition of table in 2.6.1 A/D converter characteristics |
| | | 113 | Modification of description in 2.6.1 (1) |
| | | 114 | Modification of notes 3 to 5 in 2.6.1 (1) |
| | | 115 | Modification of description and notes 2, 4, and 5 in 2.6.1 (2) |
| | | 116 | Modification of description and notes 3 and 4 in 2.6.1 (3) |
| | | 117 | Modification of description and notes 3 and 4 in 2.6.1 (4) |