



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.


Applications of "[Embedded - Microcontrollers](#)"

Details

| | |
|----------------------------|---|
| Product Status | Obsolete |
| Core Processor | RL78 |
| Core Size | 16-Bit |
| Speed | 32MHz |
| Connectivity | CSI, I ² C, LINbus, UART/USART |
| Peripherals | DMA, LVD, POR, PWM, WDT |
| Number of I/O | 64 |
| Program Memory Size | 256KB (256K x 8) |
| Program Memory Type | FLASH |
| EEPROM Size | - |
| RAM Size | 20K x 8 |
| Voltage - Supply (Vcc/Vdd) | 1.6V ~ 5.5V |
| Data Converters | A/D 17x8/10b |
| Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 80-LQFP |
| Supplier Device Package | 80-LFQFP (12x12) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101mjafb-v0 |

1.3.10 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65 mm pitch)




Caution Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see **1.4 Pin Identification**.

2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

- 64-pin plastic VFBGA (4 × 4 mm, 0.4 mm pitch)



| Pin No. | Name | Pin No. | Name | Pin No. | Name | Pin No. | Name |
|---------|-------------------------------|---------|-----------------------------|---------|---|---------|-----------------------------|
| A1 | P05/TI05/TO05 | C1 | P51/INTP2/SO11 | E1 | P13/TxD2/SO20/(SDAA0)/(TI04)/(TO04) | G1 | P146 |
| A2 | P30/INTP3/RTC1HZ/SCK11/SCL11 | C2 | P71/KR1/SI21/SDA21 | E2 | P14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03) | G2 | P25/ANI5 |
| A3 | P70/KR0/SCK21/SCL21 | C3 | P74/KR4/INTP8/SI01/SDA01 | E3 | P15/SCK20/SCL20/(TI02)/(TO02) | G3 | P24/ANI4 |
| A4 | P75/KR5/INTP9/SCK01/SCL01 | C4 | P52/(INTP10) | E4 | P16/TI01/TO01/INTP5/(SI00)/(RxD0) | G4 | P22/ANI2 |
| A5 | P77/KR7/INTP11/(TxD2) | C5 | P53/(INTP11) | E5 | P03/ANI16/SI10/RxD1/SDA10 | G5 | P130 |
| A6 | P61/SDAA0 | C6 | P63 | E6 | P41/TI07/TO07 | G6 | P02/ANI17/SO10/TxD1 |
| A7 | P60/SCLA0 | C7 | V _{ss} | E7 | RESET | G7 | P00/TI00 |
| A8 | EV _{DD0} | C8 | P121/X1 | E8 | P137/INTP0 | G8 | P124/XT2/EXCLKS |
| B1 | P50/INTP1/SI11/SDA11 | D1 | P55/(PCLBUZ1)/(SCK00) | F1 | P10/SCK00/SCL00/(TI07)/(TO07) | H1 | P147/ANI18 |
| B2 | P72/KR2/SO21 | D2 | P06/TI06/TO06 | F2 | P11/SI00/RxD0/TOOLRxDSDA00/(TI06)/(TO06) | H2 | P27/ANI7 |
| B3 | P73/KR3/SO01 | D3 | P17/TI02/TO02/(SO00)/(TxD0) | F3 | P12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05) | H3 | P26/ANI6 |
| B4 | P76/KR6/INTP10/(RxD2) | D4 | P54 | F4 | P21/ANI1/AV _{REFM} | H4 | P23/ANI3 |
| B5 | P31/TI03/TO03/INTP4/(PCLBUZ0) | D5 | P42/TI04/TO04 | F5 | P04/SCK10/SCL10 | H5 | P20/ANI0/AV _{REFP} |
| B6 | P62 | D6 | P40/TOOL0 | F6 | P43 | H6 | P141/PCLBUZ1/INTP7 |
| B7 | V _{DD} | D7 | REGC | F7 | P01/TO00 | H7 | P140/PCLBUZ0/INTP6 |
| B8 | EV _{SS0} | D8 | P122/X2/EXCLK | F8 | P123/XT1 | H8 | P120/ANI19 |

Cautions 1. Make EV_{SS0} pin the same potential as V_{ss} pin.


2. Make V_{DD} pin the potential that is higher than EV_{DD0} pin.
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD} and EV_{DD0} pins and connect the V_{ss} and EV_{SS0} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.3.13 100-pin products

- 100-pin plastic LQFP (14 × 14 mm, 0.5 mm pitch)




2. Make V_{dd} pin the potential that is higher than EV_{dd0}, EV_{dd1} pins (EV_{dd0} = EV_{dd1}).
3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{dd}, EV_{dd0} and EV_{dd1} pins and connect the V_{ss}, EV_{ss0} and EV_{ss1} pins to separate ground lines.
3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

1.5.3 25-pin products



1.5.6 36-pin products




Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR)** in the RL78/G13 User's Manual.

(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

 $(T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$) (2/2)

| Parameter | Symbol | Conditions | | | MIN. | TYP. | MAX. | Unit | |
|---|-----------------------------|---|--|------------------------------------|--------------------------|------|------|--------------------|--|
| Supply current <small>Note 1</small> | $I_{DD2}^{Note 2}$ | HALT mode | HS (high-speed main) mode ^{Note 7} | $f_{IH} = 32 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 \text{ V}$ | | 0.62 | 1.86 mA | |
| | | | | $V_{DD} = 3.0 \text{ V}$ | | | 0.62 | 1.86 mA | |
| | | | $f_{IH} = 24 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 \text{ V}$ | | | 0.50 | 1.45 mA | |
| | | | | $V_{DD} = 3.0 \text{ V}$ | | | 0.50 | 1.45 mA | |
| | | | $f_{IH} = 16 \text{ MHz}^{Note 4}$ | $V_{DD} = 5.0 \text{ V}$ | | | 0.44 | 1.11 mA | |
| | | | | $V_{DD} = 3.0 \text{ V}$ | | | 0.44 | 1.11 mA | |
| | | LS (low-speed main) mode ^{Note 7} | $f_{IH} = 8 \text{ MHz}^{Note 4}$ | $V_{DD} = 3.0 \text{ V}$ | | | 290 | 620 μA | |
| | | | | $V_{DD} = 2.0 \text{ V}$ | | | 290 | 620 μA | |
| | | LV (low-voltage main) mode <small>Note 7</small> | $f_{IH} = 4 \text{ MHz}^{Note 4}$ | $V_{DD} = 3.0 \text{ V}$ | | | 440 | 680 μA | |
| | | | | $V_{DD} = 2.0 \text{ V}$ | | | 440 | 680 μA | |
| | | HS (high-speed main) mode ^{Note 7} | $f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$ | Square wave input | | | 0.31 | 1.08 mA | |
| | | | | Resonator connection | | | 0.48 | 1.28 mA | |
| | | | $f_{MX} = 20 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$ | Square wave input | | | 0.31 | 1.08 mA | |
| | | | | Resonator connection | | | 0.48 | 1.28 mA | |
| | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 5.0 \text{ V}$ | Square wave input | | | 0.21 | 0.63 mA | |
| | | | | Resonator connection | | | 0.28 | 0.71 mA | |
| | | | $f_{MX} = 10 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$ | Square wave input | | | 0.21 | 0.63 mA | |
| | | | | Resonator connection | | | 0.28 | 0.71 mA | |
| | | LS (low-speed main) mode ^{Note 7} | $f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 3.0 \text{ V}$ | Square wave input | | | 110 | 360 μA | |
| | | | | Resonator connection | | | 160 | 420 μA | |
| | | | $f_{MX} = 8 \text{ MHz}^{Note 3}$, $V_{DD} = 2.0 \text{ V}$ | Square wave input | | | 110 | 360 μA | |
| | | | | Resonator connection | | | 160 | 420 μA | |
| | | Subsystem clock operation | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = -40^\circ\text{C}$ | Square wave input | | | 0.28 | 0.61 μA | |
| | | | | Resonator connection | | | 0.47 | 0.80 μA | |
| | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +25^\circ\text{C}$ | Square wave input | | | 0.34 | 0.61 μA | |
| | | | | Resonator connection | | | 0.53 | 0.80 μA | |
| | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +50^\circ\text{C}$ | Square wave input | | | 0.41 | 2.30 μA | |
| | | | | Resonator connection | | | 0.60 | 2.49 μA | |
| | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +70^\circ\text{C}$ | Square wave input | | | 0.64 | 4.03 μA | |
| | | | | Resonator connection | | | 0.83 | 4.22 μA | |
| | | | $f_{SUB} = 32.768 \text{ kHz}^{Note 5}$ $T_A = +85^\circ\text{C}$ | Square wave input | | | 1.09 | 8.04 μA | |
| | | | | Resonator connection | | | 1.28 | 8.23 μA | |
| $I_{DD3}^{Note 6}$ | STOP mode ^{Note 8} | $T_A = -40^\circ\text{C}$ | | | | | 0.19 | 0.52 μA | |
| | | $T_A = +25^\circ\text{C}$ | | | | | 0.25 | 0.52 μA | |
| | | $T_A = +50^\circ\text{C}$ | | | | | 0.32 | 2.21 μA | |
| | | $T_A = +70^\circ\text{C}$ | | | | | 0.55 | 3.94 μA | |
| | | $T_A = +85^\circ\text{C}$ | | | | | 1.00 | 7.95 μA | |

(Notes and Remarks are listed on the next page.)



- (7) Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output, corresponding CSI00 only) (2/2)

($T_A = -40$ to $+85^\circ\text{C}$, $2.7 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|---|--------|--|---------------------------|------|--------------------------|------|----------------------------|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Slp setup time (to SCKp \downarrow) ^{Note 2} | tsIK1 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω | 23 | | 110 | | 110 | | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω | 33 | | 110 | | 110 | | ns |
| Slp hold time (from SCKp \downarrow) ^{Note 2} | tKSI1 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω | 10 | | 10 | | 10 | | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω | 10 | | 10 | | 10 | | ns |
| Delay time from SCKp \uparrow to SO _p output ^{Note 2} | tKS01 | 4.0 V \leq EV _{DD0} \leq 5.5 V, 2.7 V \leq V _b \leq 4.0 V, C _b = 20 pF, R _b = 1.4 k Ω | | 10 | | 10 | | 10 | ns |
| | | 2.7 V \leq EV _{DD0} < 4.0 V, 2.3 V \leq V _b \leq 2.7 V, C _b = 20 pF, R _b = 2.7 k Ω | | 10 | | 10 | | 10 | ns |

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. R_b[Ω]:Communication line (SCKp, SO_p) pull-up resistance, C_b[F]: Communication line (SCKp, SO_p) load capacitance, V_b[V]: Communication line voltage


2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
g: PIM and POM number (g = 1)

3. f_{MCK}: Serial array unit operation clock frequency


(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00))

4. This value is valid only when CSI00's peripheral I/O redirect function is not used.

CSI mode serial transfer timing (master mode) (during communication at different potential)
(When $\text{DAP}_{mn} = 0$ and $\text{CKP}_{mn} = 0$, or $\text{DAP}_{mn} = 1$ and $\text{CKP}_{mn} = 1$.)



CSI mode serial transfer timing (master mode) (during communication at different potential)
(When $\text{DAP}_{mn} = 0$ and $\text{CKP}_{mn} = 1$, or $\text{DAP}_{mn} = 1$ and $\text{CKP}_{mn} = 0$.)



- Remarks**
1. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)
 2. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2)(TA = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | LS (low-speed main) Mode | | LV (low-voltage main) Mode | | Unit |
|-------------------------------|---------------------|--|--|------|--|------|--|------|------|
| | | | MIN. | MAX. | MIN. | MAX. | MIN. | MAX. | |
| Data setup time (reception) | t _{SU:DAT} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ | 1/f _{MCK} + 135 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | kHz |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ | 1/f _{MCK} + 135 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | kHz |
| | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | kHz |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | kHz |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | 1/f _{MCK} + 190 ^{Note 3} | | kHz |
| Data hold time (transmission) | t _{HD:DAT} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 50 pF, R _b = 2.7 kΩ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 50 pF, R _b = 2.7 kΩ | 0 | 305 | 0 | 305 | 0 | 305 | ns |
| | | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 100 pF, R _b = 2.8 kΩ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 100 pF, R _b = 2.7 kΩ | 0 | 355 | 0 | 355 | 0 | 355 | ns |
| | | 1.8 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V ^{Note 2} , C _b = 100 pF, R _b = 5.5 kΩ | 0 | 405 | 0 | 405 | 0 | 405 | ns |

Notes 1. The value must also be equal to or less than f_{MCK}/4.

2. Use it with EV_{DD0} ≥ V_b.
3. Set the f_{MCK} value to keep the hold time of SCLr = "L" and SCLr = "H".

Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

(2) When reference voltage (+) = $\text{AV}_{\text{REFP}}/\text{ANI}0$ ($\text{ADREFP}1 = 0$, $\text{ADREFP}0 = 1$), reference voltage (-) = $\text{AV}_{\text{REFM}}/\text{ANI}1$ ($\text{ADREFM} = 1$), target pin : ANI16 to ANI26

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq \text{EV}_{\text{DD}0} = \text{EV}_{\text{DD}1} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $1.6 \text{ V} \leq \text{AV}_{\text{REFP}} \leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$, $\text{V}_{\text{ss}} = \text{EV}_{\text{ss}0} = \text{EV}_{\text{ss}1} = 0 \text{ V}$, Reference voltage (+) = AV_{REFP} , Reference voltage (-) = $\text{AV}_{\text{REFM}} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-------------------|--|---|--------|------|--|---------------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4} | 1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ | | 1.2 | ± 5.0 | LSB |
| | | | 1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5} | | 1.2 | ± 8.5 | LSB |
| Conversion time | t _{CONV} | 10-bit resolution Target ANI pin : ANI16 to ANI26 | 3.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 2.125 | | 39 | μs |
| | | | 2.7 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 3.1875 | | 39 | μs |
| | | | 1.8 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| | | | 1.6 V $\leq \text{V}_{\text{DD}} \leq 5.5 \text{ V}$ | 57 | | 95 | μs |
| Zero-scale error ^{Notes 1, 2} | E _{ZS} | 10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4} | 1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ | | | ± 0.35 | %FSR |
| | | | 1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5} | | | ± 0.60 | %FSR |
| Full-scale error ^{Notes 1, 2} | E _{FS} | 10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4} | 1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ | | | ± 0.35 | %FSR |
| | | | 1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5} | | | ± 0.60 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4} | 1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ | | | ± 3.5 | LSB |
| | | | 1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5} | | | ± 6.0 | LSB |
| Differential linearity error ^{Note 1} | DLE | 10-bit resolution $\text{EV}_{\text{DD}0} = \text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$ ^{Notes 3, 4} | 1.8 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ | | | ± 2.0 | LSB |
| | | | 1.6 V $\leq \text{AV}_{\text{REFP}} \leq 5.5 \text{ V}$ ^{Note 5} | | | ± 2.5 | LSB |
| Analog input voltage | V _{AIN} | ANI16 to ANI26 | | 0 | | AV_{REFP} and $\text{EV}_{\text{DD}0}$ | V |

Notes 1. Excludes quantization error ($\pm 1/2$ LSB).

2. This value is indicated as a ratio (%FSR) to the full-scale value.

3. When $\text{AV}_{\text{REFP}} < \text{V}_{\text{DD}}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Zero-scale error/Full-scale error: Add $\pm 0.05\%$ FSR to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Integral linearity error/ Differential linearity error: Add ± 0.5 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

4. When $\text{AV}_{\text{REFP}} < \text{EV}_{\text{DD}0} \leq \text{V}_{\text{DD}}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

Integral linearity error/ Differential linearity error: Add ± 2.0 LSB to the MAX. value when $\text{AV}_{\text{REFP}} = \text{V}_{\text{DD}}$.

5. When the conversion time is set to 57 μs (min.) and 95 μs (max.).

- (3) When reference voltage (+) = V_{DD} ($\text{ADREFP1} = 0$, $\text{ADREFP0} = 0$), reference voltage (-) = V_{SS} ($\text{ADREFM} = 0$), target pin : ANI0 to ANI14, ANI16 to ANI26, internal reference voltage, and temperature sensor output voltage

($T_A = -40$ to $+85^\circ\text{C}$, $1.6 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$, Reference voltage (+) = V_{DD} , Reference voltage (-) = V_{SS})

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-------------------|--|--|--------------------------------|------|------------|---------------|
| Resolution | RES | | | 8 | | 10 | bit |
| Overall error ^{Note 1} | AINL | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | 1.2 | ± 7.0 | LSB |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | 1.2 | ± 10.5 | LSB |
| Conversion time | t _{CONV} | 10-bit resolution Target pin: ANI0 to ANI14, ANI16 to ANI26 | 3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 2.125 | | 39 | μs |
| | | | 2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 3.1875 | | 39 | μs |
| | | | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 57 | | 95 | μs |
| Conversion time | t _{CONV} | 10-bit resolution Target pin: Internal reference voltage, and temperature sensor output voltage (HS (high-speed main) mode) | 3.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 2.375 | | 39 | μs |
| | | | 2.7 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 3.5625 | | 39 | μs |
| | | | 2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$ | 17 | | 39 | μs |
| Zero-scale error ^{Notes 1, 2} | E _{ZS} | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 0.60 | %FSR |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 0.85 | %FSR |
| Full-scale error ^{Notes 1, 2} | E _{FS} | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 0.60 | %FSR |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 0.85 | %FSR |
| Integral linearity error ^{Note 1} | ILE | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 4.0 | LSB |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 6.5 | LSB |
| Differential linearity error ^{Note 1} | DLE | 10-bit resolution | 1.8 V $\leq V_{DD} \leq 5.5 \text{ V}$ | | | ± 2.0 | LSB |
| | | | 1.6 V $\leq V_{DD} \leq 5.5 \text{ V}$ Note 3 | | | ± 2.5 | LSB |
| Analog input voltage | V _{AIN} | ANI0 to ANI14 | | 0 | | V_{DD} | V |
| | | ANI16 to ANI26 | | 0 | | EV_{DD0} | V |
| | | Internal reference voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode) | | V_{BGR} ^{Note 4} | | | V |
| | | Temperature sensor output voltage (2.4 V $\leq V_{DD} \leq 5.5 \text{ V}$, HS (high-speed main) mode) | | V_{TMPS25} ^{Note 4} | | | V |

- Notes**
- Excludes quantization error ($\pm 1/2$ LSB).
 - This value is indicated as a ratio (%FSR) to the full-scale value.
 - When the conversion time is set to 57 μs (min.) and 95 μs (max.).
 - Refer to **2.6.2 Temperature sensor/internal reference voltage characteristics**.

(3) Peripheral Functions (Common to all products)(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|--|-----------------------------------|----------------------------------|---|------|------|-------|------|
| Low-speed on-chip oscillator operating current | I _{FIL} Note 1 | | | | 0.20 | | µA |
| RTC operating current | I _{RTC} Notes 1, 2, 3 | | | | 0.02 | | µA |
| 12-bit interval timer operating current | I _{IT} Notes 1, 2, 4 | | | | 0.02 | | µA |
| Watchdog timer operating current | I _{WDT} Notes 1, 2, 5 | f _{IL} = 15 kHz | | | 0.22 | | µA |
| A/D converter operating current | I _{ADC} Notes 1, 6 | When conversion at maximum speed | Normal mode, AV _{REFP} = V _{DD} = 5.0 V | | 1.3 | 1.7 | mA |
| | | | Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V | | 0.5 | 0.7 | mA |
| A/D converter reference voltage current | I _{ADREF} Note 1 | | | | 75.0 | | µA |
| Temperature sensor operating current | I _{TMPS} Note 1 | | | | 75.0 | | µA |
| LVD operating current | I _{LVD} Notes 1, 7 | | | | 0.08 | | µA |
| Self programming operating current | I _{FSP} Notes 1, 9 | | | | 2.50 | 12.20 | mA |
| BGO operating current | I _{BGO} Notes 1, 8 | | | | 2.50 | 12.20 | mA |
| SNOOZE operating current | I _{SNOZ} Note 1 | ADC operation | The mode is performed ^{Note 10} | | 0.50 | 1.10 | mA |
| | | | The A/D conversion operations are performed, Low voltage mode, AV _{REFP} = V _{DD} = 3.0 V | | 1.20 | 2.04 | mA |
| | | CSI/UART operation | | | 0.70 | 1.54 | mA |

Notes 1. Current flowing to the V_{DD}.

2. When high speed on-chip oscillator and high-speed system clock are stopped.
3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2}, and I_{RTC}, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added. I_{DD2} subsystem clock operation includes the operational current of the real-time clock.
4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either I_{DD1} or I_{DD2}, and I_{IT}, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, I_{FIL} should be added.
5. Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 is the sum of I_{DD1}, I_{DD2} or I_{DD3} and I_{WDT} when the watchdog timer operates.

3.5 Peripheral Functions Characteristics

AC Timing Test Points



3.5.1 Serial array unit

(1) During communication at same potential (UART mode)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)


| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | Unit |
|---------------------------------|--------|--|---------------------------|--|------|
| | | | MIN. | MAX. | |
| Transfer rate ^{Note 1} | | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | | f _{MCK} /12 ^{Note 2} | bps |
| | | | | 2.6 | Mbps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.


2. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
- 2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 1.3 Mbps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

UART mode connection diagram (during communication at same potential)



UART mode bit width (during communication at same potential) (reference)



Remarks 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

2. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (1/2)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{SS} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | Unit |
|---------------|-----------|--|--|---|------|
| | | | | | |
| Transfer rate | Reception | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | f _{MCK} /12 ^{Note 1} | bps |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | f _{MCK} /12 ^{Note 1} | Mbps |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V | Theoretical value of the maximum transfer rate f _{CLK} = 32 MHz, f _{MCK} = f _{CLK} | f _{MCK} /12 ^{Notes 1,2} | bps |

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when EV_{DD0} < V_{DD}.
2.4 V ≤ EV_{DD0} < 2.7 V : MAX. 1.3 Mbps

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

Remarks 1. V_b[V]: Communication line voltage

2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

3. f_{MCK}: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))

4. UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.

(6) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (1/3)

(TA = -40 to +105°C, 2.4 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, V_{ss} = EV_{SS0} = EV_{SS1} = 0 V)

| Parameter | Symbol | Conditions | | HS (high-speed main) Mode | Unit |
|-----------------------|-------------------|---|----------------------------|---------------------------|------|
| | | MIN. | MAX. | | |
| SCKp cycle time | t _{KCY1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | 600 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | 1000 | | ns |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ | 2300 | | ns |
| SCKp high-level width | t _{KH1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 150 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 340 | | ns |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 – 916 | | ns |
| SCKp low-level width | t _{KL1} | 4.0 V ≤ EV _{DD0} ≤ 5.5 V, 2.7 V ≤ V _b ≤ 4.0 V, C _b = 30 pF, R _b = 1.4 kΩ | t _{KCY1} /2 – 24 | | ns |
| | | 2.7 V ≤ EV _{DD0} < 4.0 V, 2.3 V ≤ V _b ≤ 2.7 V, C _b = 30 pF, R _b = 2.7 kΩ | t _{KCY1} /2 – 36 | | ns |
| | | 2.4 V ≤ EV _{DD0} < 3.3 V, 1.6 V ≤ V _b ≤ 2.0 V, C _b = 30 pF, R _b = 5.5 kΩ | t _{KCY1} /2 – 100 | | ns |


Caution Select the TTL input buffer for the S_lp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SO_p pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

- Notes**
1. Transfer rate in the SNOOZE mode : MAX. 1 Mbps
 2. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes “to SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
 4. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and SCKp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/ V_{DD} tolerance (for the 64- to 128-pin products)) mode for the SOp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL} , see the DC characteristics with TTL input buffer selected.

CSI mode connection diagram (during communication at different potential)



- Remarks**
1. $R_b[\Omega]$: Communication line (SOp) pull-up resistance, $C_b[F]$: Communication line (SOp) load capacitance, $V_b[V]$: Communication line voltage
 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)
 3. f_{MCK} : Serial array unit operation clock frequency
(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13))
 4. CSI01 of 48-, 52-, 64-pin products, and CSI11 and CSI21 cannot communicate at different potential.
Use other CSI for communication at different potential.

3.5.2 Serial interface IICA

($T_A = -40$ to $+105^\circ\text{C}$, $2.4 \text{ V} \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 \text{ V}$, $V_{SS} = EV_{SS0} = EV_{SS1} = 0 \text{ V}$)

| Parameter | Symbol | Conditions | HS (high-speed main) Mode | | | | Unit | |
|---|--------------|---|---------------------------|------|-----------|------|---------------|--|
| | | | Standard Mode | | Fast Mode | | | |
| | | | MIN. | MAX. | MIN. | MAX. | | |
| SCLA0 clock frequency | f_{SCL} | Fast mode: $f_{CLK} \geq 3.5 \text{ MHz}$ | — | — | 0 | 400 | kHz | |
| | | Standard mode: $f_{CLK} \geq 1 \text{ MHz}$ | 0 | 100 | — | — | kHz | |
| Setup time of restart condition | $t_{SU:STA}$ | | 4.7 | | 0.6 | | μs | |
| Hold time ^{Note 1} | $t_{HD:STA}$ | | 4.0 | | 0.6 | | μs | |
| Hold time when SCLA0 = "L" | t_{LOW} | | 4.7 | | 1.3 | | μs | |
| Hold time when SCLA0 = "H" | t_{HIGH} | | 4.0 | | 0.6 | | μs | |
| Data setup time (reception) | $t_{SU:DAT}$ | | 250 | | 100 | | ns | |
| Data hold time (transmission) ^{Note 2} | $t_{HD:DAT}$ | | 0 | 3.45 | 0 | 0.9 | μs | |
| Setup time of stop condition | $t_{SU:STO}$ | | 4.0 | | 0.6 | | μs | |
| Bus-free time | t_{BUF} | | 4.7 | | 1.3 | | μs | |

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.


<R> 2. The maximum value (MAX.) of $t_{HD:DAT}$ is during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.

Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (I_{OH1} , I_{OL1} , V_{OH1} , V_{OL1}) must satisfy the values in the redirect destination.

Remark The maximum value of C_b (communication line capacitance) and the value of R_b (communication line pull-up resistor) at that time in each mode are as follows.

Standard mode: $C_b = 400 \text{ pF}$, $R_b = 2.7 \text{ k}\Omega$
 Fast mode: $C_b = 320 \text{ pF}$, $R_b = 1.1 \text{ k}\Omega$


IICA serial transfer timing



Remark $n = 0, 1$

R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA,
 R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA
 R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA,
 R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA
 R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA,
 R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA
 R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA,
 R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA
 R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA,
 R5F100GHGNA, R5F100GJGNA

| JEITA Package code | RENESAS code | Previous code | MASS(TYP.)[g] |
|--------------------|--------------|---------------------------|---------------|
| P-HWQFN48-7x7-0.50 | PWQN0048KB-A | 48PQN-A P48K8-50-5B4-6 | 0.13 |



©2013 Renesas Electronics Corporation. All rights reserved.

| Revision History | | RL78/G13 Data Sheet | |
|------------------|--------------|---------------------|--|
| Rev. | Date | Description | |
| | | Page | Summary |
| 1.00 | Feb 29, 2012 | - | First Edition issued |
| 2.00 | Oct 12, 2012 | 7 | Figure 1-1. Part Number, Memory Size, and Package of RL78/G13: Pin count corrected. |
| | | 25 | 1.4 Pin Identification: Description of pins INTP0 to INTP11 corrected. |
| | | 40, 42, 44 | 1.6 Outline of Functions: Descriptions of Subsystem clock, Low-speed on-chip oscillator, and General-purpose register corrected. |
| | | 41, 43, 45 | 1.6 Outline of Functions: Lists of Descriptions changed. |
| | | 59, 63, 67 | Descriptions of Note 8 in a table corrected. |
| | | 68 | (4) Common to RL78/G13 all products: Descriptions of Notes corrected. |
| | | 69 | 2.4 AC Characteristics: Symbol of external system clock frequency corrected. |
| | | 96 to 98 | 2.6.1 A/D converter characteristics: Notes of overall error corrected. |
| | | 100 | 2.6.2 Temperature sensor characteristics: Parameter name corrected. |
| | | 104 | 2.8 Flash Memory Programming Characteristics: Incorrect descriptions corrected. |
| | | 116 | 3.10 52-pin products: Package drawings of 52-pin products corrected. |
| | | 120 | 3.12 80-pin products: Package drawings of 80-pin products corrected. |
| 3.00 | Aug 02, 2013 | 1 | Modification of 1.1 Features |
| | | 3 | Modification of 1.2 List of Part Numbers |
| | | 4 to 15 | Modification of Table 1-1. List of Ordering Part Numbers, note, and caution |
| | | 16 to 32 | Modification of package type in 1.3.1 to 1.3.14 |
| | | 33 | Modification of description in 1.4 Pin Identification |
| | | 48, 50, 52 | Modification of caution, table, and note in 1.6 Outline of Functions |
| | | 55 | Modification of description in table of Absolute Maximum Ratings ($T_A = 25^\circ\text{C}$) |
| | | 57 | Modification of table, note, caution, and remark in 2.2.1 X1, XT1 oscillator characteristics |
| | | 57 | Modification of table in 2.2.2 On-chip oscillator characteristics |
| | | 58 | Modification of note 3 of table (1/5) in 2.3.1 Pin characteristics |
| | | 59 | Modification of note 3 of table (2/5) in 2.3.1 Pin characteristics |
| | | 63 | Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
| | | 64 | Modification of notes 1 and 4 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
| | | 65 | Modification of table in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
| | | 66 | Modification of notes 1, 5, and 6 in (1) Flash ROM: 16 to 64 KB of 20- to 64-pin products |
| | | 68 | Modification of notes 1 and 4 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products |
| | | 70 | Modification of notes 1, 5, and 6 in (2) Flash ROM: 96 to 256 KB of 30- to 100-pin products |
| | | 72 | Modification of notes 1 and 4 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products |
| | | 74 | Modification of notes 1, 5, and 6 in (3) Flash ROM: 384 to 512 KB of 44- to 100-pin products |
| | | 75 | Modification of (4) Peripheral Functions (Common to all products) |
| | | 77 | Modification of table in 2.4 AC Characteristics |
| | | 78, 79 | Addition of Minimum Instruction Execution Time during Main System Clock Operation |
| | | 80 | Modification of figures of AC Timing Test Points and External System Clock Timing |