



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Detuns	
Product Status	Discontinued at Digi-Key
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I²C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	82
Program Memory Size	128KB (128K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	12K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 20x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-LQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101pgdfb-30

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

1.3.4 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.



1.3.7 40-pin products

• 40-pin plastic HWQFN (6 × 6 mm, 0.5 mm pitch)





Remarks 1. For pin identification, see 1.4 Pin Identification.

- Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.
- 3. It is recommended to connect an exposed die pad to $V_{ss.}$



 The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves) (see 6.9.3 Operation as multiple PWM output function in the RL78/G13 User's Manual).

^{3.} When setting to PIOR = 1

lt a	m	40	nin	11	nin	10	nin	EO	nin	64-pin	
Ite		40-			-pin		-pin	52	-pin I		
		R5F100Ex	R5F101Ex	R5F100Fx	R5F101Fx	R5F100Gx	R5F101Gx	R5F100Jx	R5F101Jx	R5F100Lx	R5F101Lx
Clock output/buzz	er output	:	2		2		2		2		2
·		(Main s • 256 Hz	system clo z, 512 Hz,	оск: fмаin = 1.024 kHz	20 MHz c z, 2.048 kH	. ,	Hz, 8.192		884 kHz, 32	2.768 kHz	
8/10-bit resolution	A/D converter	9 channe	ls	10 chanr	nels	10 chanr	nels	12 chan	nels	12 chanr	nels
Serial interface		[40-pin, 44-pin products]									
		 CSI: 1 CSI: 2 [48-pin, 5 CSI: 2 CSI: 1 CSI: 2 [64-pin pi CSI: 2 CSI: 2 CSI: 2 	channel/s channels/ 2-pin proo channels/ channels/ roducts] channels/ channels/ channels/	implified I ² simplified ducts] simplified I ² simplified I ² simplified simplified	C: 1 chani I ² C: 2 chai I ² C: 2 chai C: 1 chani I ² C: 2 chai I ² C: 2 chai I ² C: 2 chai	nnels/UAR nel/UART: nnels/UAR nnels/UAR nnels/UAR	1 channe T (UART : 1 channe T (UART : T (UART : T: 1 chann T: 1 chann	l supporting nel l supporting nel	g LIN-bus): g LIN-bus): g LIN-bus):	1 channel	I
	I ² C bus	1 channe		1 channe		1 channe		1 channe		1 channe	
Multiplier and divid		• 16 bits	× 16 bits =	= 32 bits (L = 32 bits (L	Jnsigned o		,	1 onanna		1 onume	
		• 16 bits	× 16 bits +	- 32 bits =	32 bits (U	nsigned or	r signed)				
DMA controller		2 channe	ls								
Vectored	Internal	2	27	:	27	2	27		27	2	27
interrupt sources	External		7		7		10		12		13
Key interrupt			4		4		6		8		8
Reset		 Reset by RESET pin Internal reset by watchdog timer Internal reset by power-on-reset Internal reset by voltage detector Internal reset by illegal instruction execution ^{Note} Internal reset by RAM parity error Internal reset by illegal-memory access 									
Power-on-reset ci	rcuit		on-reset: down-res	1.51 V et: 1.50 V	. ,						
Voltage detector		 Rising edge : 1.67 V to 4.06 V (14 stages) Falling edge : 1.63 V to 3.98 V (14 stages) 									
On-chip debug fur	nction	Provided									
Power supply volta				$T_A = -40 \text{ to}$ $T_A = -40 \text{ to}$							
Operating ambient temperature $T_A = 40$ to $+85^{\circ}C$ (A: Consumer applications, D: Industrial applications) $T_A = 40$ to $+105^{\circ}C$ (G: Industrial applications)					ner applica		ndustrial a	pplication	s)		

<R>

Note The illegal instruction is generated when instruction code FFH is executed.

Reset by the illegal instruction execution not issued by emulation with the in-circuit emulator or on-chip debug emulator.



- **Notes 1.** Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 3. When high-speed system clock and subsystem clock are stopped.
 - 4. When high-speed on-chip oscillator and high-speed system clock are stopped. When AMPHS1 = 1 (Ultra-low power consumption oscillation). However, not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **5.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz}$ to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$ @1 MHz to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_DD \leq 5.5 V@1 MHz to 4 MHz
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - **3.** fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation, temperature condition of the TYP. value is $T_A = 25^{\circ}C$



- **Notes 1.** Total current flowing into Vbb, EVbbb, and EVbb1, including the input leakage current flowing when the level of the input pin is fixed to Vbb, EVbb0, and EVbb1, or Vss, EVsso, and EVss1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - 5. When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - 7. Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.
 - HS (high-speed main) mode: 2.7 V \leq V_DD \leq 5.5 V@1 MHz to 32 MHz
 - 2.4 V \leq V_{DD} \leq 5.5 V@1 MHz to 16 MHz
 - LS (low-speed main) mode: $~~1.8~V \leq V_{\text{DD}} \leq 5.5~V~$ @ 1 MHz to 8 MHz
 - LV (low-voltage main) mode: 1.6 V \leq V_{DD} \leq 5.5 V@1 MHz to 4 MHz
 - 8. Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - 4. Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is $T_A = 25^{\circ}C$




2.4 AC Characteristics

(TA = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V)

Items	Symbol		Conditions	;	MIN.	TYP.	MAX.	Unit
Instruction cycle (minimum	Тсү	Main	HS (high-	$2.7V {\le} V_{DD} {\le} 5.5V$	0.03125		1	μS
instruction execution time)		system clock (fmain)	speed main) mode	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μs
		operation	LS (low-speed main) mode	$1.8V\!\le\!V_{DD}\!\le\!5.5V$	0.125		1	μS
			LV (low- voltage main) mode	$1.6 V \le V_{DD} \le 5.5 V$	0.25		1	μS
		Subsystem of operation	clock (fsuв)	$1.8 V \! \le \! V_{DD} \! \le \! 5.5 V$	28.5	30.5	31.3	μS
		In the self	HS (high-	$2.7V{\leq}V_{\text{DD}}{\leq}5.5V$	0.03125		1	μS
		programming mode	speed main) mode	$2.4 \text{ V} \le \text{V}_{\text{DD}} < 2.7 \text{ V}$	0.0625		1	μS
			LS (low-speed main) mode	$1.8V\!\leq\!V_{DD}\!\leq\!5.5V$	0.125		1	μS
			LV (low- voltage main) mode	$1.8 V \le V_{DD} \le 5.5 V$	0.25		1	μS
External system clock	fex	$2.7 \text{ V} \leq \text{V}_{DD} \leq$		1	1.0		20.0	MHz
frequency		2.4 V ≤ V _{DD} <			1.0		16.0	MHz
		1.8 V ≤ V _{DD} <			1.0		8.0	MHz
		1.6 V ≤ V _{DD} <			1.0		4.0	MHz
	fexs				32		35	kHz
External system clock input	texh, texl	$2.7 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$						ns
high-level width, low-level width		2.4 V ≤ V _{DD} <			24 30			ns
		1.8 V ≤ V _{DD} <			60			ns
		1.6 V ≤ V _{DD} <			120			ns
	texhs, texls				13.7			μS
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tтıн, tтı∟				1/fмск+10			ns ^{Note}
TO00 to TO07, TO10 to TO17	fтo	HS (high-spe	eed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
output frequency		main) mode		\leq EV _{DD0} < 4.0 V			8	MHz
			1.8 V	\leq EV _{DD0} < 2.7 V			4	MHz
			1.6 V	≤ EV _{DD0} < 1.8 V			2	MHz
		LS (low-spee	ed 1.8 V	$\leq EV_{DD0} \leq 5.5 V$			4	MHz
		main) mode	1.6 V	≤ EV _{DD0} < 1.8 V			2	MHz
		LV (low-volta main) mode	age 1.6 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			2	MHz
PCLBUZ0, PCLBUZ1 output	f PCL	HS (high-spe	eed 4.0 V	$\leq EV_{DD0} \leq 5.5 V$			16	MHz
frequency		main) mode	2.7 V	\leq EV _{DD0} < 4.0 V			8	MHz
			1.8 V	\leq EV _{DD0} < 2.7 V			4	MHz
			1.6 V	$\leq EV_{DD0} < 1.8 V$			2	MHz
		LS (low-spee	ed 1.8 V	$\leq EV_{DD0} \leq 5.5 V$			4	MHz
		main) mode	1.6 V	$\leq EV_{DD0} < 1.8 V$			2	MHz
		LV (low-volta	age 1.8 V	$\leq EV_{\text{DD0}} \leq 5.5 \text{ V}$			4	MHz
		main) mode	1.6 V	\leq EV _{DD0} < 1.8 V			2	MHz
Interrupt input high-level width,	tintн,	INTP0	1.6 V	$\leq V_{\text{DD}} \leq 5.5 \text{ V}$	1			μS
low-level width	tintl	INTP1 to INT	[P11 1.6 V	$\leq EV_{DD0} \leq 5.5 V$	1			μS
Key interrupt input low-level	tкв	KR0 to KR7	1.8 V	$\leq EV_{DD0} \leq 5.5 V$	250			ns
width			1.6 V	$\leq EV_{DD0} < 1.8 V$	1			μS
RESET low-level width	trsl				10			μS

(Note and Remark are listed on the next page.)






TCY vs VDD (LS (low-speed main) mode)



2.5 Peripheral Functions Characteristics

AC Timing Test Points



2.5.1 Serial array unit

(1) During communication at same potential (UART mode) (TA = -40 to +85°C, 1.6 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{ss0} = EV_{ss1} = 0 V)

Parameter	Symbol		Conditions	、 U	h-speed Mode	``	/-speed Mode	``	-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Transfer rate Note 1	¹ 2.4 V≤ EV _{DD0} ≤ 5.5 V		5.5 V		fMCK/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.8 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fмск/6 Note 2		fмск/6		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.7 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$		fMCK/6 Note 2		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$		5.3		1.3		0.6	Mbps
		1.6 V ≤ EV	$T_{\text{DD0}} \leq 5.5 \text{ V}$	_	_		fмск/6 Note 2		fмск/6	bps
			Theoretical value of the maximum transfer rate $f_{MCK} = f_{CLK}^{Note 3}$	_	_		1.3		0.6	Mbps

Notes 1. Transfer rate in the SNOOZE mode is 4800 bps only.

2. The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$.

 $2.4~V \leq EV_{\text{DD0}}$ < 2.7 V : MAX. 2.6 Mbps

- $1.8~\text{V} \leq \text{EV}_\text{DD0} < 2.4~\text{V}$: MAX. 1.3 Mbps
- $1.6~V \leq EV_{\text{DD0}} < 1.8~V$: MAX. 0.6 Mbps
- 3. The maximum operating frequencies of the CPU/peripheral hardware clock (fcLK) are:

 $\begin{array}{lll} \text{HS (high-speed main) mode:} & 32 \ \text{MHz} \ (2.7 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ & 16 \ \text{MHz} \ (2.4 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LS (low-speed main) mode:} & 8 \ \text{MHz} \ (1.8 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \text{LV (low-voltage main) mode:} & 4 \ \text{MHz} \ (1.6 \ \text{V} \leq \text{V}_{\text{DD}} \leq 5.5 \ \text{V}) \\ \end{array}$

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3),

g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

2. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))


(4) During communication at same potential (CSI mode) (slave mode, SCKp... external clock input) (1/2) ($T_A = -40$ to $+85^{\circ}$ C, 1.6 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Condit	ions		h-speed Mode		/-speed Mode		-voltage Mode	Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tkCY2	$4.0~V \leq EV_{DD0} \leq 5.5$	20 MHz < fмск	8/fмск		_		_		ns
Note 5		V	fмск \leq 20 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.7~V \leq EV_{\text{DD0}} \leq 5.5$	16 MHz < fмск	8/fмск		_		_		ns
		V	fмск \leq 16 MHz	6/fмск		6/fмск		6/fмск		ns
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V$		6/fмск and 500		6/fмск and 500		6/fмск and 500		ns
		$1.8~V \le EV_{DD0} \le 5.5~V$		6/fмск and 750		6/fмск and 750		6/fмск and 750		ns
		$1.7~V \leq EV_{DD0} \leq 5.5~V$		6/fмск and 1500		6/fмск and 1500		6/fмск and 1500		ns
		$1.6 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$	V	—		6/fмск and 1500		6/fмск and 1500		ns
SCKp high-/low- level width	tкн2, tкL2	$4.0~V \le EV_{DD0} \le 5.5~V$		tксү2/2 – 7		tксү2/2 - 7		tксү2/2 - 7		ns
		$2.7~V \leq EV_{DD0} \leq 5.5~V$		tксү2/2 – 8		tксү2/2 - 8		tксү2/2 - 8		ns
		$1.8~V \le EV_{DD0} \le 5.5~V$		tксү2/2 – 18		tксү2/2 – 18		tксү2/2 – 18		ns
		$1.7~V \leq EV_{DD0} \leq 5.5~V$		tксү2/2 – 66		tксү2/2 - 66		tксү2/2 - 66		ns
		$1.6~V \le EV_{\text{DD0}} \le 5.5$	V	_		tксү2/2 - 66		tксү2/2 - 66		ns


(Notes, Caution, and Remarks are listed on the next page.)




CSI mode connection diagram (during communication at same potential)




CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)




CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)











- **2.** q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)
- **3.** fMCK: Serial array unit operation clock frequency
 (Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn).
 m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13))
- **4.** UART2 cannot communicate at different potential when bit 1 (PIOR1) of peripheral I/O redirection register (PIOR) is 1.



Unit

ns

60

130

tput,

correspond	ing CSI00	0 only) (1/2)	ntial (2.5 V, 3 V) (CSI				-	internal o	clock ou	tı
(TA = -40 to Parameter	+85°C, 2 Symbol		$0 = EVDD1 \le VDD \le 5.5$ Conditions	HS (hig	: EVss₀ : h-speed Mode	LS (low	= 0 V) v-speed Mode	LV (low main)	-voltage Mode	
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp cycle time	tксүı	tксү1 ≥ 2/f с∟к	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	200		1150		1150		
			C_b = 20 pF, R_b = 1.4 k Ω							
			$\label{eq:2.7} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 20 \; pF, \; R_b = 2.7 \\ k\Omega \end{array}$	300		1150		1150		
SCKp high-level width	tкнı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \\ 2.7 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ I \end{array}$	₀ ≤ 5.5 V, 4.0 V,	tксү1/2 – 50		tксү1/2 – 50		tксү1/2 – 50		
		$2.7 V \le EV_{DD}$ $2.3 V \le V_b \le C_b = 20 pF, I$	₁₀ < 4.0 V, 2.7 V,	tксү1/2 – 120		tксү1/2 – 120		tксү1/2 – 120		
SCKp low-level width	tĸL1	$4.0 \text{ V} \leq \text{EV}_{\text{DE}}$ $2.7 \text{ V} \leq \text{V}_{\text{b}} \leq$ $C_{\text{b}} = 20 \text{ pF}, \text{ I}$	₀ ≤ 5.5 V, 4.0 V,	tксү1/2 – 7		t _{ксү1} /2 – 50		t _{ксү1} /2 – 50		
		$\begin{array}{l} 2.7 \text{ V} \leq \text{EV}_{\text{DD}}\\ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq\\ \text{C}_{\text{b}} = 20 \text{ pF}, \text{ I} \end{array}$	2.7 V,	tксү1/2 – 10		tксү1/2 – 50		tксү1/2 – 50		
SIp setup time (to SCKp↑) ^{Note 1}	tsıĸı	$\begin{array}{l} 4.0 \ V \leq EV_{DD} \\ 2.7 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ I \end{array}$	4.0 V,	58		479		479		
		$\begin{array}{l} 2.7 \ V \leq EV_{DD} \\ 2.3 \ V \leq V_b \leq \\ C_b = 20 \ pF, \ I \end{array}$	2.7 V,	121		479		479		
SIp hold time (from SCKp↑) ^{Note 1}	tksii	$\begin{array}{l} 4.0 \text{ V} \leq \text{EV}_{\text{DE}} \\ 2.7 \text{ V} \leq \text{V}_{\text{b}} \leq \end{array}$	$_{0} \leq 5.5 \text{ V},$	10		10		10		

(Notes, Caution, and Remarks are listed on the next page.)

 $C_b = 20 \text{ pF}, \text{ R}_b = 1.4 \text{ k}\Omega$ $2.7 V \le EV_{DD0} < 4.0 V$,

 $2.3~V \leq V_b \leq 2.7~V,$ $C_b = 20 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$

 $2.7~V \leq V_{b} \leq 4.0~V,$

 $2.3~V \leq V_{b} \leq 2.7~V,$ $C_b = 20 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$

 $4.0 V \leq EV_{DD0} \leq 5.5 V$,

 $C_{\text{b}}=20 \text{ pF}, \text{ R}_{\text{b}}=1.4 \text{ k}\Omega$ $2.7 V \le EV_{DD0} < 4.0 V$,

Delay time from

 $\mathsf{SCKp}{\downarrow} \text{ to } \mathsf{SOp}$

output Note 1

tks01



10

60

130

10

60

130

10

(7)	Communication at different potential (2.5 V, 3 V) (CSI mode) (master mode, SCKp internal clock output,
	corresponding CSI00 only) (2/2)

Parameter	Symbol	Conditions		h-speed Mode	`	/-speed Mode	`	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 2}	tsiki	$\begin{array}{l} 4.0 \; V \leq E V_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_{\text{b}} \leq 4.0 \; V, \end{array}$	23		110		110		ns
		$C_{\text{b}} = 20 \text{ pF}, \text{R}_{\text{b}} = 1.4 \text{k}\Omega$							
		$\label{eq:V} \begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{\text{b}} \leq 2.7 \ V, \end{array}$	33		110		110		ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							
SIp hold time (from SCKp↓) ^{Note 2}	tksi1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	10		10		10		ns
		C_b = 20 pF, R_b = 1.4 k Ω							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \end{array}$	10		10		10		ns
		$C_b = 20 \text{ pF}, \text{R}_b = 2.7 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$\label{eq:VDD} \begin{split} 4.0 \ V &\leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V, \end{split}$		10		10		10	ns
SOp output Note 2		$C_b = 20 \text{ pF}, \text{R}_b = 1.4 \text{k} \Omega$							
		$\label{eq:V_def} \begin{split} & 2.7 \; V \leq E V_{\text{DD0}} < 4.0 \; V, \\ & 2.3 \; V \leq V_{\text{b}} \leq 2.7 \; V, \end{split}$		10		10		10	ns
		$C_{b}=20 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 2.7 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V})$

Notes 1. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

2. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

- Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (When 20- to 52-pin products)/EV_{DD} tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.
- **Remarks 1.** R_b[Ω]:Communication line (SCKp, SOp) pull-up resistance, C_b[F]: Communication line (SCKp, SOp) load capacitance, V_b[V]: Communication line voltage
 - p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0),
 g: PIM and POM number (g = 1)
 - 3. fmck: Serial array unit operation clock frequency

(Operation clock to be set by the CKSmn bit of serial mode register mn (SMRmn). m: Unit number,

- n: Channel number (mn = 00))
- 4. This value is valid only when CSI00's peripheral I/O redirect function is not used.



(8) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (master mode, SCKp... internal clock output) (3/3)

Parameter	Symbol	Conditions		h-speed Mode	``	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SIp setup time (to SCKp↓) ^{Note 1}	tsıkı	$\begin{array}{l} 4.0 \ V \leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	44		110		110		ns
		$\label{eq:cb} \begin{split} C_b &= 30 \; pF, \; R_b = 1.4 \; k\Omega \\ 2.7 \; V &\leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V &\leq V_b \leq 2.7 \; V, \end{split}$	44		110		110		ns
		C_b = 30 pF, R_b = 2.7 k Ω							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	110		110		110		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							
SIp hold time (from SCKp↓) ^{№ote 1}	tksi1	$\begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array}$	19		19		19		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{\text{DD0}} < 4.0 \ V, \\ 2.3 \ V \leq V_{b} \leq 2.7 \ V, \end{array}$	19		19		19		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$	19		19		19		ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							
Delay time from SCKp↑ to	tkso1	$ \begin{array}{l} 4.0 \ V \leq EV_{\text{DD0}} \leq 5.5 \ V, \\ 2.7 \ V \leq V_b \leq 4.0 \ V, \end{array} $		25		25		25	ns
SOp output Note 1		$C_{b}=30 \text{ pF}, \text{R}_{b}=1.4 \text{k}\Omega$							
		$\begin{array}{l} 2.7 \ V \leq EV_{\rm DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_{\rm b} \leq 2.7 \ V, \end{array}$		25		25		25	ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=2.7 \text{k}\Omega$							
		$\label{eq:VDD} \begin{split} 1.8 \ V &\leq EV_{\text{DD0}} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}}, \end{split}$		25		25		25	ns
		$C_{b}=30 \text{ pF}, \text{R}_{b}=5.5 \text{k}\Omega$							

		5 5 V Voo - EVo	$ = EV_{oot} = 0.V$
$T_{A} = -40$ to +85°C,		j.j v, vss = ⊑vs	$s_0 = \Box v s s_1 = U v $

Notes 1. When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

2. Use it with $EV_{DD0} \ge V_b$.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified l^2 C mode) (1/2) (T_A = -40 to +85°C, 1.8 V ≤ EV_{DD0} = EV_{DD1} ≤ V_{DD} ≤ 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

Parameter	Symbol	Conditions		h-speed Mode	``	/-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLr clock frequency	fscL	$\begin{array}{l} 4.0 \; V \leq EV_{\text{DD0}} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$		1000 Note 1		300 Note 1		300 Note 1	kHz
				400 Note 1		300 Note 1		300 Note 1	kHz
		$\label{eq:2.7} \begin{split} & 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ & 2.3 \ V \leq V_b \leq 2.7 \ V, \\ & C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{split}$		400 Note 1		300 Note 1		300 ote 1	kHz
		$\begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ pF, \ R_b = 5.5 \ k\Omega \end{split}$		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr = "L"	tLOW	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	475		1550		1550		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	475		1550		1550		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	1150		1550		1550		ns
		$\label{eq:2.7} \begin{split} & 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ & 2.3 \; V \leq V_b \leq 2.7 \; V, \\ & C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{split}$	1150		1550		1550		ns
		$\label{eq:VDD} \begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ & C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 5.5 \ \text{k}\Omega \end{split}$	1550		1550		1550		ns
Hold time when SCLr = "H"	tнıgн		245		610		610		ns
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	200		610		610		ns
		$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 100 \; pF, \; R_b = 2.8 \; k\Omega \end{array}$	675		610		610		ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	600		610		610		ns
		$\label{eq:linear} \begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_b \leq 2.0 \ V^{\text{Note 2}}, \\ & C_b = 100 \ \text{pF}, \ R_b = 5.5 \ \text{k}\Omega \end{split}$	610		610		610		ns



Parameter	Symbol	Conditions	HS (higl main)		``	r-speed Mode		-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
Data setup time (reception)	tsu:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:loss} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 135 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
			1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$\label{eq:linear} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 100 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	1/fмск + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
		$ \begin{split} & 1.8 \; V \leq EV_{DD0} < 3.3 \; V, \\ & 1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ & C_b = 100 \; pF, \; R_b = 5.5 \; k\Omega \end{split} $	1/f _{MCK} + 190 ^{Note 3}		1/fмск + 190 _{Note 3}		1/fмск + 190 _{Note 3}		kHz
Data hold time (transmission)	thd:dat	$\begin{array}{l} 4.0 \; V \leq EV_{DD0} \leq 5.5 \; V, \\ 2.7 \; V \leq V_b \leq 4.0 \; V, \\ C_b = 50 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	305	0	305	0	305	ns
		$\label{eq:2.7} \begin{array}{l} 2.7 \ V \leq EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \leq V_b \leq 2.7 \ V, \\ C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega \end{array}$	0	305	0	305	0	305	ns
			0	355	0	355	0	355	ns
		$\label{eq:linear} \begin{array}{l} 2.7 \; V \leq EV_{DD0} < 4.0 \; V, \\ 2.3 \; V \leq V_b \leq 2.7 \; V, \\ C_b = 100 \; pF, \; R_b = 2.7 \; k\Omega \end{array}$	0	355	0	355	0	355	ns
		$\label{eq:VDD} \begin{split} & 1.8 \ V \leq EV_{\text{DD0}} < 3.3 \ V, \\ & 1.6 \ V \leq V_{\text{b}} \leq 2.0 \ V^{\text{Note 2}}, \\ & C_{\text{b}} = 100 \ \text{pF}, \ R_{\text{b}} = 5.5 \ \text{k}\Omega \end{split}$	0	405	0	405	0	405	ns

(10) Communication at different potential (1.8 V, 2.5 V, 3 V) (simplified I²C mode) (2/2) (T_A = -40 to +85°C. 1.8 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V. Vss = EV_{SS0} = EV_{SS1} = 0 V)

Notes 1. The value must also be equal to or less than f_MCK/4.

- **2.** Use it with $EV_{DD0} \ge V_b$.
- 3. Set the fmck value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the TTL input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)



(3) I²C fast mode plus

 $(T_A = -40 \text{ to } +85^{\circ}C, 1.6 \text{ V} \le EV_{DD0} = EV_{DD1} \le V_{DD} \le 5.5 \text{ V}, \text{ Vss} = EV_{SS0} = EV_{SS1} = 0 \text{ V})$

Parameter	Symbol	Conditions		HS (high-speed main) Mode		LS (low-speed main) Mode		LV (low-voltage main) Mode		Unit
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCLA0 clock frequency	fscL	Fast mode plus: fc∟κ≥ 10 MHz	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$	0	1000	_	_	_	_	kHz
Setup time of restart condition	tsu:sta	$2.7 V \leq EV_{DD0} \leq 5.8$	5 V	0.26		_	_	_	-	μS
Hold time ^{Note 1}	thd:sta	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		0.26				_		μS
Hold time when SCLA0 = "L"	t∟ow	$2.7 V \leq EV_{DD0} \leq 5.8$	5 V	0.5		_	_	_	-	μS
Hold time when SCLA0 = "H"	tніgн	$2.7 V \leq EV_{DD0} \leq 5.5$	5 V	0.26		_	_	_	-	μS
Data setup time (reception)	tsu:dat	$2.7 \text{ V} \le \text{EV}_{\text{DD0}} \le 5.9$	5 V	50		_	_	_	_	μS
Data hold time (transmission) ^{Note 2}	thd:dat	$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5 \text{ V}$		0	0.45	—		_	_	μS
Setup time of stop condition	tsu:sto	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V$		0.26		_	_	_	_	μS
Bus-free time	tвиғ	$2.7 V \le EV_{DD0} \le 5.8$	5 V	0.5		_	_	-	_	μS


<R>

Notes 1. The first clock pulse is generated after this period when the start/restart condition is detected.

- 2. The maximum value (MAX.) of the during normal transfer and a wait state is inserted in the ACK (acknowledge) timing.
- Caution The values in the above table are applied even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. At this time, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.
- **Remark** The maximum value of Cb (communication line capacitance) and the value of Rb (communication line pull-up resistor) at that time in each mode are as follows.


Fast mode plus: $C_b = 120 \text{ pF}, R_b = 1.1 \text{ k}\Omega$

IICA serial transfer timing





Remark n = 0, 1





CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)





Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)



Parameter	Symbol	Conditions	HS (high-speed main) Mode		Unit
			MIN.	MAX.	
SCLr clock frequency	fscL	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$		400 Note1	kHz
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$		100 Note1	kHz
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$			
Hold time when SCLr = "L"	t∟ow	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, R_b = 3 \text{ k}\Omega$			
Hold time when SCLr = "H"	tніgн	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1200		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	4600		ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$			
Data setup time (reception)	tsu:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	1/fмск + 220 Note2		ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$	Note2		
		$2.4~V \leq EV_{\text{DD}} \leq 5.5~V,$	1/fмск + 580 Note2		ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$	Note2		
Data hold time (transmission)	thd:dat	$2.7~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	770	ns
		$C_b = 50 \text{ pF}, \text{ R}_b = 2.7 \text{ k}\Omega$			
		$2.4~V \leq EV_{\text{DD0}} \leq 5.5~V,$	0	1420	ns
		$C_b = 100 \text{ pF}, \text{ R}_b = 3 \text{k}\Omega$			

(4) During communication at same potential (simplified l²C mode) (T_A = -40 to +105°C, 2.4 V \leq EV_{DD0} = EV_{DD1} \leq V_{DD} \leq 5.5 V, Vss = EV_{SS0} = EV_{SS1} = 0 V)

- Notes 1. The value must also be equal to or less than $f_{MCK}/4$.
 - **2.** Set the fMCK value to keep the hold time of SCLr = "L" and SCLr = "H".
- Caution Select the normal input buffer and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 100-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)



R5F100GAANA, R5F100GCANA, R5F100GDANA, R5F100GEANA, R5F100GFANA, R5F100GGANA, R5F100GHANA, R5F100GJANA, R5F100GKANA, R5F100GLANA


R5F101GAANA, R5F101GCANA, R5F101GDANA, R5F101GEANA, R5F101GFANA, R5F101GGANA, R5F101GHANA, R5F101GJANA, R5F101GKANA, R5F101GLANA

R5F100GADNA, R5F100GCDNA, R5F100GDDNA, R5F100GEDNA, R5F100GFDNA, R5F100GGDNA, R5F100GHDNA, R5F100GJDNA, R5F100GKDNA, R5F100GLDNA


R5F101GADNA, R5F101GCDNA, R5F101GDDNA, R5F101GEDNA, R5F101GFDNA, R5F101GGDNA, R5F101GHDNA, R5F101GJDNA, R5F101GKDNA, R5F101GLDNA


R5F100GAGNA, R5F100GCGNA, R5F100GDGNA, R5F100GEGNA, R5F100GFGNA, R5F100GGGNA, R5F100GJGNA


JEITA Package code	RENESAS code	Previous code	MASS(TYP.)[g]
P-HWQFN48-7x7-0.50	PWQN0048KB-A	48PJN-A P48K8-50-5B4-6	0.13











Referance	Dimension in Millimeters				
Symbol	Min	Nom	Max		
D	6.95	7.00	7.05		
E	6.95	7.00	7.05		
А			0.80		
A ₁	0.00		—		
b	0.18	0.25	0.30		
е		0.50			
Lp	0.30	0.40	0.50		
х			0.05		
у			0.05		
ZD		0.75			
Z _E		0.75			
C ₂	0.15	0.20	0.25		
D ₂		5.50			
E ₂		5.50			

©2013 Renesas Electronics Corporation. All rights reserved.

