

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	RL78
Core Size	16-Bit
Speed	32MHz
Connectivity	CSI, I ² C, LINbus, UART/USART
Peripherals	DMA, LVD, POR, PWM, WDT
Number of I/O	110
Program Memory Size	192KB (192K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	16K x 8
Voltage - Supply (Vcc/Vdd)	1.6V ~ 5.5V
Data Converters	A/D 26x8/10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	128-LQFP
Supplier Device Package	128-LFQFP (14x20)
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f101shafb-v0


Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

RL78/G13 1. OUTLINE

1.3.4 30-pin products

• 30-pin plastic LSSOP (7.62 mm (300), 0.65 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).


Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

RL78/G13 1. OUTLINE

1.3.8 44-pin products

• 44-pin plastic LQFP (10 × 10 mm, 0.8 mm pitch)



Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remarks 1. For pin identification, see 1.4 Pin Identification.

Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to Figure 4-8 Format of Peripheral I/O Redirection Register (PIOR) in the RL78/G13 User's Manual.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (2/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low ^{Note 1}	lo _{L1}	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				20.0 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P07, P32 to	$4.0~V \leq EV_{DD0} \leq 5.5~V$			70.0	mA
		P37,	$2.7~V \leq EV_{DD0} < 4.0~V$			15.0	mA
		P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	$1.8~V \leq EV_{DD0} < 2.7~V$			9.0	mA
		(When duty $\leq 70\%$ Note 3)	$1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V}$			4.5	mA
		Total of P05, P06, P10 to P17, P30,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			80.0	mA
		P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97.	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
		P100, P101, P110 to P117, P146,	$1.8~V \leq EV_{DD0} < 2.7~V$			20.0	mA
		P147 (When duty ≤ 70% Note 3)	$1.6~V \le EV_{DD0} < 1.8~V$			10.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				150.0	mA
	lo _{L2}	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	$1.6~V \leq V_{DD} \leq 5.5~V$			5.0	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
 - 2. However, do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

- Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$
- <Example> Where n = 80% and lol = 10.0 mA

Total output current of pins = $(10.0 \times 0.7)/(80 \times 0.01) \approx 8.7$ mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (3/5)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	V _{IH1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147		0.8EV _{DD0}		EV _{DD0}	V
	V _{IH2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	2.2		EV _{DD0}	V
		P80, P81, P142, P143	TTL input buffer $3.3 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V}$	2.0		EV _{DD0}	V
			TTL input buffer 1.6 V ≤ EV _{DD0} < 3.3 V	1.5		EV _{DD0}	V
	V _{IH3}	P20 to P27, P150 to P156		0.7V _{DD}		V _{DD}	٧
V	V _{IH4}	P60 to P63	0.7EV _{DD0}		6.0	٧	
	V _{IH5}	P121 to P124, P137, EXCLK, EXCL	0.8V _{DD}		V _{DD}	٧	
Input voltage, low	V _{IL1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	,	0		0.2EV _{DD0}	V
	V _{IL2}	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55,	TTL input buffer 4.0 V ≤ EV _{DD0} ≤ 5.5 V	0		0.8	V
		P80, P81, P142, P143	TTL input buffer 3.3 V ≤ EV _{DD0} < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EV _{DD0} < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3V _{DD}	٧
	V _{IL4}	P60 to P63		0		0.3EV _{DD0}	٧
	V _{IL5}	P121 to P124, P137, EXCLK, EXCL	KS, RESET	0		0.2V _{DD}	٧

Caution The maximum value of V_{IH} of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EV_{DD0}, even in the N-ch open-drain mode.

Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

2.3.2 Supply current characteristics

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (1/2)

Parameter	Symbol			Conditions			MIN.	TYP.	MAX.	Unit		
Supply	I _{DD1}	Operating	HS (high-	fin = 32 MHz ^{Note 3}	Basic	V _{DD} = 5.0 V		2.1		mA		
current Note 1		mode	speed main) mode Note 5		operation	$V_{DD} = 3.0 \text{ V}$		2.1		mA		
			mode		Normal	$V_{DD} = 5.0 \text{ V}$		4.6	7.0	mA		
					operation	V _{DD} = 3.0 V		4.6	7.0	mA		
				fin = 24 MHz Note 3	Normal	$V_{DD} = 5.0 \text{ V}$		3.7	5.5	mA		
					operation	V _{DD} = 3.0 V		3.7	5.5	mA		
				fin = 16 MHz Note 3	Normal	V _{DD} = 5.0 V		2.7	4.0	mA		
					operation	V _{DD} = 3.0 V		2.7	4.0	mA		
			LS (low-	fih = 8 MHz Note 3	Normal	V _{DD} = 3.0 V		1.2	1.8	mA		
			speed main) mode Note 5		operation	V _{DD} = 2.0 V		1.2	1.8	mA		
			LV (low-	fin = 4 MHz Note 3	Normal	$V_{DD} = 3.0 \text{ V}$		1.2	1.7	mA		
			voltage main) mode		operation	V _{DD} = 2.0 V		1.2	1.7	mA		
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.6	mA		
			speed main) mode Note 5	V _{DD} = 5.0 V	operation	Resonator connection		3.2	4.8	mA		
				$f_{MX} = 20 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		3.0	4.6	mA		
		\				V _{DD} = 3.0 V	operation	Resonator connection		3.2	4.8	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA		
			V _{DD} = 5.0 V	operation	Resonator connection		1.9	2.7	mA			
			$f_{MX} = 10 \text{ MHz}^{\text{Note 2}},$	Normal	Square wave input		1.9	2.7	mA			
				V _{DD} = 3.0 V	operation	Resonator connection		1.9	2.7	mA		
			LS (low-	$f_{MX} = 8 MHz^{Note 2},$	Normal	Square wave input		1.1	1.7	mA		
			speed main) mode Note 5	V _{DD} = 3.0 V	operation	Resonator connection		1.1	1.7	mA		
				fmx = 8 MHz ^{Note 2} ,	Normal	Square wave input		1.1	1.7	mA		
				V _{DD} = 2.0 V	operation	Resonator connection		1.1	1.7	mA		
			Subsystem	fsuв = 32.768 kHz	Normal	Square wave input		4.1	4.9	μА		
			clock operation	Note 4 $T_A = -40^{\circ}C$	operation	Resonator connection		4.2	5.0	μΑ		
				fsuB = 32.768 kHz	Normal	Square wave input		4.1	4.9	μΑ		
				Note 4 $T_A = +25^{\circ}C$	operation	Resonator connection		4.2	5.0	μА		
				fsuв = 32.768 kHz	Normal	Square wave input		4.2	5.5	μΑ		
				Note 4 TA = +50°C	operation	Resonator connection		4.3	5.6	μΑ		
				fsuB = 32.768 kHz	Normal	Square wave input		4.3	6.3	μA		
		Not	Note 4 $T_A = +70^{\circ}C$	operation	Resonator connection		4.4	6.4	μΑ			
				fsuB = 32.768 kHz	Normal	Square wave input		4.6	7.7	μА		
				Note 4 $T_A = +85^{\circ}C$	operation	Resonator connection		4.7	7.8	μΑ		

(Notes and Remarks are listed on the next page.)



(2) Flash ROM: 96 to 256 KB of 30- to 100-pin products

(Ta = -40 to +85°C, 1.6 V \leq EVDD0 = EVDD1 \leq VDD \leq 5.5 V, Vss = EVss0 = EVss1 = 0 V) (2/2)

Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	DD2 Note 2	HALT	HS (high-	fin = 32 MHz Note 4	V _{DD} = 5.0 V		0.62	1.86	mA
Current Note 1	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.62	1.86	mA
			mode	fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.50	1.45	mA
					V _{DD} = 3.0 V		0.50	1.45	mA
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.44	1.11	mA
					V _{DD} = 3.0 V		0.44	1.11	mA
			LS (low-	fin = 8 MHz Note 4	V _{DD} = 3.0 V		290	620	μA
			speed main) mode Note 7		V _{DD} = 2.0 V		290	620	μΑ
			LV (low-	f _{IH} = 4 MHz ^{Note 4}	V _{DD} = 3.0 V		440	680	μΑ
			voltage main) mode		V _{DD} = 2.0 V		440	680	μΑ
			HS (high-	f _{MX} = 20 MHz ^{Note 3} ,	Square wave input		0.31	1.08	mA
			speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.48	1.28	mA
				$f_{MX} = 20 \text{ MHz}^{Note 3},$	Square wave input		0.31	1.08	mA
				V _{DD} = 3.0 V	Resonator connection		0.48	1.28	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.21	0.63	mA
				V _{DD} = 5.0 V	Resonator connection		0.28	0.71	mA
					f _M x = 10 MHz ^{Note 3} ,	Square wave input		0.21	0.63
			V _{DD} = 3.0 V	Resonator connection		0.28	0.71	mA	
			LS (low- speed main) mode Note 7	$f_{MX} = 8 MHz^{Note 3},$	Square wave input		110	360	μΑ
				V _{DD} = 3.0 V	Resonator connection		160	420	μΑ
				fmx = 8 MHz ^{Note 3} ,	Square wave input		110	360	μΑ
				V _{DD} = 2.0 V	Resonator connection		160	420	μΑ
			Subsystem	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.28	0.61	μΑ
			clock operation	T _A = -40°C	Resonator connection		0.47	0.80	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.34	0.61	μΑ
				T _A = +25°C	Resonator connection		0.53	0.80	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.41	2.30	μΑ
				T _A = +50°C	Resonator connection		0.60	2.49	μΑ
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.64	4.03	μΑ
				T _A = +70°C	Resonator connection		0.83	4.22	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		1.09	8.04	μΑ
			T _A = +85°C	Resonator connection		1.28	8.23	μА	
	IDD3 ^{Note 6}	STOP	T _A = -40°C	•	•		0.19	0.52	μΑ
		mode ^{Note 8}	T _A = +25°C				0.25	0.52	μΑ
			T _A = +50°C				0.32	2.21	μΑ
			T _A = +70°C				0.55	3.94	μΑ
			T _A = +85°C				1.00	7.95	μA

(Notes and Remarks are listed on the next page.)



- Notes 1. Total current flowing into VDD, EVDDO, and EVDD1, including the input leakage current flowing when the level of the input pin is fixed to VDD, EVDDO, and EVDD1, or Vss, EVSSO, and EVSS1. The values below the MAX. column include the peripheral operation current. However, not including the current flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors and the current flowing during data flash rewrite.
 - 2. During HALT instruction execution by flash memory.
 - 3. When high-speed on-chip oscillator and subsystem clock are stopped.
 - 4. When high-speed system clock and subsystem clock are stopped.
 - **5.** When high-speed on-chip oscillator and high-speed system clock are stopped. When RTCLPC = 1 and setting ultra-low current consumption (AMPHS1 = 1). The current flowing into the RTC is included. However, not including the current flowing into the 12-bit interval timer and watchdog timer.
 - 6. Not including the current flowing into the RTC, 12-bit interval timer, and watchdog timer.
 - **7.** Relationship between operation voltage width, operation frequency of CPU and operation mode is as below.

HS (high-speed main) mode: $2.7 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 32 \text{ MHz}$ $2.4 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 16 \text{ MHz}$ LS (low-speed main) mode: $1.8 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 8 \text{ MHz}$ LV (low-voltage main) mode: $1.6 \text{ V} \le \text{V}_{\text{DD}} \le 5.5 \text{ V} @ 1 \text{ MHz to } 4 \text{ MHz}$

- **8.** Regarding the value for current to operate the subsystem clock in STOP mode, refer to that in HALT mode.
- Remarks 1. fmx: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)
 - 2. fin: High-speed on-chip oscillator clock frequency
 - 3. fsub: Subsystem clock frequency (XT1 clock oscillation frequency)
 - **4.** Except subsystem clock operation and STOP mode, temperature condition of the TYP. value is T_A = 25°C

(4) Peripheral Functions (Common to all products)

$(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.6 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Conditions	MIN.	TYP.	MAX.	Unit
Low-speed on- chip oscillator operating current	IFIL Note 1				0.20		μA
RTC operating current	RTC Notes 1, 2, 3				0.02		μΑ
12-bit interval timer operating current	IIT Notes 1, 2, 4				0.02		μΑ
Watchdog timer operating current	WDT Notes 1, 2, 5	fı∟ = 15 kHz			0.22		μΑ
A/D converter	IADC Notes 1, 6	When	Normal mode, AV _{REFP} = V _{DD} = 5.0 V		1.3	1.7	mA
operating current		conversion at maximum speed	Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.7	mA
A/D converter reference voltage current	IADREF Note 1				75.0		μА
Temperature sensor operating current	ITMPS Note 1				75.0		μΑ
LVD operating current	LVI Notes 1, 7				0.08		μΑ
Self- programming operating current	FSP Notes 1, 9				2.50	12.20	mA
BGO operating current	BGO Notes 1, 8				2.50	12.20	mA
SNOOZE	ISNOZ Note 1	ADC operation	The mode is performed Note 10		0.50	0.60	mA
operating current			The A/D conversion operations are performed, Low voltage mode, AVREFP = $V_{DD} = 3.0 \text{ V}$		1.20	1.44	mA
		CSI/UART opera	tion		0.70	0.84	mA

Notes 1. Current flowing to VDD.

- 2. When high speed on-chip oscillator and high-speed system clock are stopped.
- 3. Current flowing only to the real-time clock (RTC) (excluding the operating current of the low-speed onchip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IRTC, when the real-time clock operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added. IDD2 subsystem clock operation includes the operational current of the real-time clock.
- 4. Current flowing only to the 12-bit interval timer (excluding the operating current of the low-speed on-chip oscillator and the XT1 oscillator). The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IIT, when the 12-bit interval timer operates in operation mode or HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be added.
- **5.** Current flowing only to the watchdog timer (including the operating current of the low-speed on-chip oscillator). The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is in operation.



Note The following conditions are required for low voltage interface when $E_{VDD0} < V_{DD}$


 $1.8 \text{ V} \le \text{EV}_{\text{DD0}} < 2.7 \text{ V} : \text{MIN. } 125 \text{ ns}$ $1.6 \text{ V} \le \text{EV}_{\text{DD0}} < 1.8 \text{ V} : \text{MIN. } 250 \text{ ns}$


Remark fmck: Timer array unit operation clock frequency


(Operation clock to be set by the CKSmn0, CKSmn1 bits of timer mode register mn (TMRmn).

m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7))

Minimum Instruction Execution Time during Main System Clock Operation








- When the high-speed on-chip oscillator clock is selected
- During self programming
 When high-speed system clock is selected

Tcy vs Vdd (LV (low-voltage main) mode)



- When the high-speed on-chip oscillator clock is selected During self programming
- --- When high-speed system clock is selected

3. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DD0} < 4.0 V and 2.3 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.
- 5. Use it with $EV_{DD0} \ge V_b$.
- **6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 1.8 V \leq EV_{DD0} < 3.3 V and 1.6 V \leq V_b \leq 2.0 V


$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \text{ln } (1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$

Baud rate error (theoretical value) =
$$\frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **7.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 6 above to calculate the maximum transfer rate under conditions of the customer.

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (When 20- to 52-pin products)/EVDD tolerance (When 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

UART mode connection diagram (during communication at different potential)





(9) Communication at different potential (1.8 V, 2.5 V, 3 V) (CSI mode) (slave mode, SCKp... external clock input)

 $(T_A = -40 \text{ to } +85^{\circ}\text{C}, 1.8 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$ (2/2)

Parameter	Symbol	Conditions	HS (high- main) ode	LS (low		,	-voltage Mode	Unit
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	
SCKp high-/low-level width	tкн2, tкL2	$ 4.0 \ V \le EV_{DD0} \le 5.5 \ V, $ $ 2.7 \ V \le V_b \le 4.0 \ V $	tксу2/2 - 12		tксү2/2 - 50		tkcy2/2 - 50		ns
		$ 2.7 \ V \le EV_{DD0} < 4.0 \ V, \\ 2.3 \ V \le V_b \le 2.7 \ V $	tксу2/2 - 18		tксү2/2 - 50		txcy2/2 - 50		ns
		$\begin{aligned} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{aligned}$	tkcy2/2 - 50		tксү2/2 - 50		tkcy2/2 - 50		ns
SIp setup time (to SCKp↑) Note 3	tsık2	$\begin{aligned} 4.0 \ V &\leq EV_{DD0} \leq 5.5 \ V, \\ 2.7 \ V &\leq V_b \leq 4.0 \ V \end{aligned}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$2.7 \text{ V} \le \text{EV}_{\text{DD0}} < 4.0 \text{ V},$ $2.3 \text{ V} \le \text{V}_{\text{b}} \le 2.7 \text{ V}$	1/fмск + 20		1/fмск + 30		1/fмск + 30		ns
		$\begin{aligned} 1.8 \ V &\leq EV_{DD0} < 3.3 \ V, \\ 1.6 \ V &\leq V_b \leq 2.0 \ V^{\text{Note 2}} \end{aligned}$	1/fмск + 30		1/fмск + 30		1/fмcк + 30		ns
SIp hold time (from SCKp [↑]) Note 4	tksi2		1/fмск + 31		1/fмск + 31		1/fмск + 31		ns
Delay time from SCKp↓ to SOp output Note 5	tkso2	$ 4.0~V \leq EV_{DD0} \leq 5.5~V,~2.7~V \leq V_b \leq 4.0 $ $V,$ $C_b = 30~pF,~R_b = 1.4~k\Omega $		2/fмск + 120		2/fмск + 573		2/fмск + 573	ns
		$ 2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0 \text{ V}, \ 2.3 \text{ V} \leq \text{V}_{\text{b}} \leq 2.7 \\ \text{V}, \\ \text{C}_{\text{b}} = 30 \text{ pF}, \ \text{R}_{\text{b}} = 2.7 \text{ k}\Omega $		2/fмск + 214		2/fмск + 573		2/fмск + 573	ns
		$\begin{split} &1.8 \; V \leq \text{EV}_{\text{DD0}} < 3.3 \; V, \\ &1.6 \; V \leq V_b \leq 2.0 \; V^{\text{Note 2}}, \\ &C_b = 30 \; p\text{F}, \; R_b = 5.5 \; k\Omega \end{split}$		2/fмск + 573		2/fмск + 573		2/fмск + 573	ns

Notes 1. Transfer rate in the SNOOZE mode: MAX. 1 Mbps

- 2. Use it with $EV_{DD0} \ge V_b$.
- 3. When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp setup time becomes "to SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **4.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The SIp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.
- **5.** When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the SIp pin and the N-ch open drain output (V_{DD} tolerance (for the 20- to 52-pin products)/EV_{DD} tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

$(T_A = -40 \text{ to } +105^{\circ}\text{C}.$	2 4 V / EVano	_ EVan. < Van	CEEV Voc.	_ EV EV	$I_{004} = 0.11 (2/5)$
$(1A = -40 10 + 105^{\circ}C.$. 2.4 V S E V DDO :	= E V DD1 ≤ V DD) ≤ ɔ.ɔ v. v ss :	= EV SS0 = EV	VSS1 = UVI(2/3)

Items	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Output current, low Note 1	lol1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147				8.5 Note 2	mA
		Per pin for P60 to P63				15.0 Note 2	mA
		Total of P00 to P04, P07, P32 to	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P37,	$2.7~V \leq EV_{DD0} < 4.0~V$			15.0	mA
		P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (When duty ≤ 70% Note 3)	2.4 V ≤ EV _{DD0} < 2.7 V			9.0	mA
		Total of P05, P06, P10 to P17, P30,	$4.0~V \leq EV_{DD0} \leq 5.5~V$			40.0	mA
		P31, P50 to P57, P60 to P67,	$2.7~V \leq EV_{DD0} < 4.0~V$			35.0	mA
		P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 $(\text{When duty} \leq 70\%^{\text{Note 3}})$	2,4 V ≤ EV _{DD0} < 2.7 V			20.0	mA
		Total of all pins (When duty ≤ 70% Note 3)				80.0	mA
	lol2	Per pin for P20 to P27, P150 to P156				0.4 Note 2	mA
		Total of all pins (When duty ≤ 70% Note 3)	$2.4~V \leq V_{DD} \leq 5.5~V$			5.0	mA

- **Notes 1**. Value of current at which the device operation is guaranteed even if the current flows from an output pin to the EVsso, EVss1 and Vss pin.
 - 2. Do not exceed the total current value.
 - **3.** Specification under conditions where the duty factor $\leq 70\%$.

The output current value that has changed to the duty factor > 70% the duty ratio can be calculated with the following expression (when changing the duty factor from 70% to n%).

• Total output current of pins = $(lol \times 0.7)/(n \times 0.01)$

<Example> Where n = 80% and IoL = 10.0 mA

Total output current of pins = (10.0 \times 0.7)/(80 \times 0.01) \cong 8.7 mA

However, the current that is allowed to flow into one pin does not vary depending on the duty factor. A current higher than the absolute maximum rating must not flow into one pin.


Remark Unless specified otherwise, the characteristics of alternate-function pins are the same as those of the port pins.

(1) Flash ROM: 16 to 64 KB of 20- to 64-pin products (Ta = -40 to +105°C, 2.4 V \leq EVDD0 \leq VDD \leq 5.5 V, Vss = EVss0 = 0 V) (2/2)


Parameter	Symbol			Conditions		MIN.	TYP.	MAX.	Unit
Supply	I _{DD2}	HALT	HS (high-	fih = 32 MHz Note 4	V _{DD} = 5.0 V		0.54	2.90	mA
current	Note 2	mode	speed main) mode Note 7		V _{DD} = 3.0 V		0.54	2.90	mA
				fih = 24 MHz Note 4	V _{DD} = 5.0 V		0.44	2.30	mA
					V _{DD} = 3.0 V		0.44	2.30	mA
				fih = 16 MHz Note 4	V _{DD} = 5.0 V		0.40	1.70	mA
					V _{DD} = 3.0 V		0.40	1.70	mA
			HS (high-	$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
			speed main) mode Note 7	V _{DD} = 5.0 V	Resonator connection		0.45	2.00	mA
				$f_{MX} = 20 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.28	1.90	mA
				V _{DD} = 3.0 V	Resonator connection		0.45	2.00	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				V _{DD} = 5.0 V	Resonator connection		0.26	1.10	mA
				$f_{MX} = 10 \text{ MHz}^{\text{Note 3}},$	Square wave input		0.19	1.02	mA
				V _{DD} = 3.0 V	Resonator connection		0.26	1.10	mA
		cl	Subsystem clock operation	fsub = 32.768 kHz ^{Note 5}	Square wave input		0.25	0.57	μА
				T _A = -40°C	Resonator connection		0.44	0.76	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.30	0.57	μА
				T _A = +25°C	Resonator connection		0.49	0.76	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.37	1.17	μА
				T _A = +50°C	Resonator connection		0.56	1.36	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.53	1.97	μА
				T _A = +70°C	Resonator connection		0.72	2.16	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		0.82	3.37	μА
				T _A = +85°C	Resonator connection		1.01	3.56	μА
				fsub = 32.768 kHz ^{Note 5}	Square wave input		3.01	15.37	μА
				T _A = +105°C	Resonator connection		3.20	15.56	μА
	IDD3 ^{Note 6}	STOP	T _A = -40°C				0.18	0.50	μА
		mode ^{Note 8}	T _A = +25°C				0.23	0.50	μА
			T _A = +50°C				0.30	1.10	μА
	 	T _A = +70°C				0.46	1.90	μА	
			T _A = +85°C				0.75	3.30	μА
			T _A = +105°C				2.94	15.30	μА

(Notes and Remarks are listed on the next page.)

CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.)



CSI mode serial transfer timing (during communication at same potential) (When DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.)



Remarks 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) Communication at different potential (1.8 V, 2.5 V, 3 V) (UART mode) (2/2)

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{DD0} = \text{EV}_{DD1} \le \text{V}_{DD} \le 5.5 \text{ V}, \text{Vss} = \text{EV}_{SS0} = \text{EV}_{SS1} = 0 \text{ V})$

Parameter	Symbol		Condit	ions	HS (high-spee	ed main) Mode	Unit
					MIN.	MAX.	
Transfer rate		Transmission	$4.0 \text{ V} \leq \text{EV}_{\text{DD0}} \leq 5.5$			Note 1	bps
			$V,$ $2.7~V \leq V_b \leq 4.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 1.4 \ k\Omega, \ V_b = 2.7 \ V$		2.6 Note 2	Mbps
			$2.7 \text{ V} \leq \text{EV}_{\text{DD0}} < 4.0$			Note 3	bps
			$V,$ $2.3~V \leq V_b \leq 2.7~V$	Theoretical value of the maximum transfer rate $C_b = 50 \ pF, \ R_b = 2.7 \ k\Omega, \ V_b = 2.3 \ V$		1.2 Note 4	Mbps
			2.4 V ≤ EV _{DD0} < 3.3			Note 5	bps
			$V,$ $1.6~V \leq V_b \leq 2.0~V$	Theoretical value of the maximum transfer rate $C_b = 50 \text{ pF}, R_b = 5.5 \text{ k}\Omega, V_b = 1.6 V$		0.43 Note 6	Mbps

Notes 1. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 4.0 V \leq EV_{DD0} \leq 5.5 V and 2.7 V \leq V_b \leq 4.0 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.2}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.2}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- 2. This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 1 above to calculate the maximum transfer rate under conditions of the customer.
- 3. The smaller maximum transfer rate derived by using fmck/12 or the following expression is the valid maximum transfer rate.

Expression for calculating the transfer rate when 2.7 V \leq EV_{DDO} < 4.0 V and 2.4 V \leq V_b \leq 2.7 V

Maximum transfer rate =
$$\frac{1}{\{-C_b \times R_b \times \ln (1 - \frac{2.0}{V_b})\} \times 3}$$
 [bps]

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln{(1 - \frac{2.0}{V_b})}\}}{\frac{1}{(\text{Transfer rate})} \times \text{Number of transferred bits}} \times 100 \, [\%]$$

- * This value is the theoretical value of the relative difference between the transmission and reception sides.
- **4.** This value as an example is calculated when the conditions described in the "Conditions" column are met. Refer to Note 3 above to calculate the maximum transfer rate under conditions of the customer.



(2) When reference voltage (+) = AVREFP/ANIO (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin : ANI16 to ANI26

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, 2.4 \text{ V} \le \text{EV}_{\text{DD0}} = \text{EV}_{\text{DD1}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, 2.4 \text{ V} \le \text{AV}_{\text{REFP}} \le \text{V}_{\text{DD}} \le 5.5 \text{ V}, \text{V}_{\text{SS}} = \text{EV}_{\text{SS0}} = \text{EV}_{\text{SS1}} = 0 \text{ V}, \text{Reference voltage (+)} = \text{AV}_{\text{REFP}}, \text{Reference voltage (-)} = \text{AV}_{\text{REFM}} = 0 \text{ V})$

Parameter	Symbol	Condition	าร	MIN.	TYP.	MAX.	Unit
Resolution	RES			8		10	bit
Overall error ^{Note 1}	AINL	10-bit resolution $EVDD0 \le AV_{REFP} = V_{DD}^{Notes 3, 4}$	2.4 V ≤ AVREFP ≤ 5.5 V		1.2	±5.0	LSB
Conversion time	tconv	10-bit resolution	$3.6~V \leq V_{DD} \leq 5.5~V$	2.125		39	μs
		Target pin : ANI16 to ANI26	$2.7~V \leq V_{DD} \leq 5.5~V$	3.1875		39	μS
			$2.4~V \leq V_{DD} \leq 5.5~V$	17		39	μs
Zero-scale error ^{Notes 1, 2}	Ezs	10-bit resolution $EV_{DD0} \le AV_{REFP} = V_{DD}^{Notes 3, 4}$	$2.4~V \le AV_{REFP} \le 5.5$ V			±0.35	%FSR
Full-scale error ^{Notes 1, 2}	Ers	10-bit resolution $EVDD0 \le AV_{REFP} = V_{DD}^{Notes 3, 4}$	$2.4~V \le AV_{REFP} \le 5.5$ V			±0.35	%FSR
Integral linearity error ^{Note 1}	ILE	10-bit resolution $EVDD0 \le AV_{REFP} = V_{DD}^{Notes 3, 4}$	$2.4~V \le AV_{REFP} \le 5.5$ V			±3.5	LSB
Differential linearity error	DLE	10-bit resolution $EVDD0 \le AV_{REFP} = V_{DD}^{Notes 3, 4}$	$2.4~V \le AV_{REFP} \le 5.5$ V			±2.0	LSB
Analog input voltage	Vain	ANI16 to ANI26		0		AV _{REFP} and EV _{DD0}	V

Notes 1. Excludes quantization error (±1/2 LSB).

- 2. This value is indicated as a ratio (%FSR) to the full-scale value.
- **3.** When $AV_{REFP} < V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 1.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.05\% FSR$ to the MAX. value when AV_{REFP} = V_{DD}.

Integral linearity error/ Differential linearity error: Add ±0.5 LSB to the MAX. value when AVREFP = VDD.

4. When $AV_{REFP} < EV_{DD0} \le V_{DD}$, the MAX. values are as follows.

Overall error: Add ± 4.0 LSB to the MAX. value when AV_{REFP} = V_{DD}.

Zero-scale error/Full-scale error: Add $\pm 0.20\%$ FSR to the MAX. value when AV_{REFP} = V_{DD}.


Integral linearity error/ Differential linearity error: Add ±2.0 LSB to the MAX. value when AVREFP = VDD.

3.6.3 POR circuit characteristics

 $(T_A = -40 \text{ to } +105^{\circ}\text{C}, \text{ Vss} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Detection voltage	VPOR	Power supply rise time	1.45	1.51	1.57	V
	V _{PDR}	Power supply fall time	1.44	1.50	1.56	V
Minimum pulse width	T _{PW}		300			μS

Note Minimum time required for a POR reset when V_{DD} exceeds below V_{PDR}. This is also the minimum time required for a POR reset from when V_{DD} exceeds below 0.7 V to when V_{DD} exceeds V_{POR} while STOP mode is entered or the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).





R5F100LCABG, R5F100LDABG, R5F100LEABG, R5F100LFABG, R5F100LGABG, R5F100LHABG, R5F100LJABG

R5F101LCABG, R5F101LDABG, R5F101LEABG, R5F101LFABG, R5F101LGABG, R5F101LHABG, R5F101LJABG

R5F100LCGBG, R5F100LDGBG, R5F100LEGBG, R5F100LFGBG, R5F100LGGBG, R5F100LHGBG, R5F100LJGBG

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-VFBGA64-4x4-0.40	PVBG0064LA-A	P64F1-40-AA2-2	0.03





	(UNIT:mm)
ITEM	DIMENSIONS
D	4.00±0.10
E	4.00±0.10
w	0.15
Α	0.89±0.10
A1	0.20±0.05
A2	0.69
е	0.40
b	0.25±0.05
х	0.05
У	0.08
y1	0.20
ZD	0.60
ZE	0.60

© 2012 Renesas Electronics Corporation. All rights reserved.

NOTES FOR CMOS DEVICES

- (1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN: Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between VIL (MAX) and VIH (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between VIL (MAX) and VIH (MIN).
- (2) HANDLING OF UNUSED INPUT PINS: Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.
- (3) PRECAUTION AGAINST ESD: A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.
- (4) STATUS BEFORE INITIALIZATION: Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.
- (5) POWER ON/OFF SEQUENCE: In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current. The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.
- (6) INPUT OF SIGNAL DURING POWER OFF STATE: Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.