



Welcome to **E-XFL.COM** 

# Understanding <u>Embedded - DSP (Digital Signal Processors)</u>

Embedded - DSP (Digital Signal Processors) are specialized microprocessors designed to perform complex mathematical computations on digital signals in real-time. Unlike general-purpose processors, DSPs are optimized for high-speed numeric processing tasks, making them ideal for applications that require efficient and precise manipulation of digital data. These processors are fundamental in converting and processing signals in various forms, including audio, video, and communication signals, ensuring that data is accurately interpreted and utilized in embedded systems.

# Applications of <u>Embedded - DSP (Digital Signal Processors)</u>

| Details                 |                                                                        |
|-------------------------|------------------------------------------------------------------------|
| Product Status          | Obsolete                                                               |
| Туре                    | Audio Processor                                                        |
| Interface               | Host Interface, I <sup>2</sup> C, SAI, SPI                             |
| Clock Rate              | 120MHz                                                                 |
| Non-Volatile Memory     | ROM (240kB)                                                            |
| On-Chip RAM             | 69kB                                                                   |
| Voltage - I/O           | 3.30V                                                                  |
| Voltage - Core          | 3.30V                                                                  |
| Operating Temperature   | 0°C ~ 70°C (TA)                                                        |
| Mounting Type           | Surface Mount                                                          |
| Package / Case          | 144-LQFP                                                               |
| Supplier Device Package | 144-LQFP (20x20)                                                       |
| Purchase URL            | https://www.e-xfl.com/product-detail/nxp-semiconductors/dspb56366ag120 |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



#### Overview

### **Data Sheet Conventions**

This data sheet uses the following conventions:

OVERBAR Used to indicate a signal that is active when pulled low (For example, the RESET pin is active

when low.)

"asserted" Means that a high true (active high) signal is high or that a low true (active low) signal is low

"deasserted" Means that a high true (active high) signal is low or that a low true (active low) signal is high

Voltage\* **Examples:** Signal/Symbol **Logic State** Signal State PIN True Asserted  $V_{IL} / V_{OL}$ PIN False Deasserted VIH / VOH PIN V<sub>IH</sub> / V<sub>OH</sub> True Asserted PIN False Deasserted  $V_{IL} / V_{OL}$ 

Note: \*Values for  $V_{IL}$ ,  $V_{OL}$ ,  $V_{IH}$ , and  $V_{OH}$  are defined by individual product specifications.




Figure 1-1 DSP56366 Block Diagram

DSP56366 Technical Data, Rev. 3.1

1-2 Freescale Semiconductor



#### Overview

- Serial Host Interface (SHI): SPI and I<sup>2</sup>C protocols, multi master capability, 10-word receive FIFO, support for 8, 16 and 24-bit words.
- Byte-wide parallel Host Interface (HDI08) with DMA support.
- Triple Timer module (TEC).
- Digital Audio Transmitter (DAX): 1 serial transmitter capable of supporting the SPDIF, IEC958, CP-340 and AES/EBU digital audio formats.
- Pins of unused peripherals (except SHI) may be programmed as GPIO lines.

## 1.1.5 Packaging

• 144-pin plastic LQFP package.

### 1.2 Documentation

Table 1-1 lists the documents that provide a complete description of the DSP56366 and are required to design properly with the part. Documentation is available from a local Freescale distributor, a Freescale semiconductor sales office, a Freescale Literature Distribution Center, or through the Freescale DSP home page on the Internet (the source for the latest information).

Table 1-1 DSP56366 Documentation

| Document Name                                 | Description                                                                                             | Order Number                                                                 |
|-----------------------------------------------|---------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------|
| DSP56300 Family Manual                        | Detailed description of the 56300-family architecture and the 24-bit core processor and instruction set | DSP56300FM                                                                   |
| DSP56366 User's Manual                        | Detailed description of memory, peripherals, and interfaces                                             | DSP56366UM                                                                   |
| DSP56366 Product Brief                        | Brief description of the chip                                                                           | DSP56366P                                                                    |
| DSP56366 Technical Data Sheet (this document) | Electrical and timing specifications; pin and package descriptions                                      | DSP56366                                                                     |
| IBIS Model                                    | Input Output Buffer Information Specification.                                                          | For software or simulation models, contact sales or go to www.freescale.com. |

1-4 Freescale Semiconductor



# 2.10 Enhanced Serial Audio Interface\_1

Table 2-12 Enhanced Serial Audio Interface\_1 Signals

| Signal<br>Name | Signal Type                    | State during<br>Reset | Signal Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|----------------|--------------------------------|-----------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| FSR_1          | Input or output                | GPIO<br>disconnected  | Frame Sync for Receiver_1—This is the receiver frame sync input/output signal. In the asynchronous mode (SYN=0), the FSR pin operates as the frame sync input or output used by all the enabled receivers. In the synchronous mode (SYN=1), it operates as either the serial flag 1 pin (TEBE=0), or as the transmitter external buffer enable control (TEBE=1, RFSD=1).                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|                |                                |                       | When this pin is configured as serial flag pin, its direction is determined by the RFSD bit in the RCCR register. When configured as the output flag OF1, this pin will reflect the value of the OF1 bit in the SAICR register, and the data in the OF1 bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IF1, the data value at the pin will be stored in the IF1 bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode.                                                                                                                                                                                                                                                              |
| PE1            | Input, output, or disconnected | GPIO<br>disconnected  | Port E 1—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input cannot tolerate 5 V.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| FST_1          | Input or output                | GPIO<br>disconnected  | Frame Sync for Transmitter_1—This is the transmitter frame sync input/output signal. For synchronous mode, this signal is the frame sync for both transmitters and receivers. For asynchronous mode, FST is the frame sync for the transmitters only. The direction is determined by the transmitter frame sync direction (TFSD) bit in the ESAI transmit clock control register (TCCR).                                                                                                                                                                                                                                                                                                                                                                                                                                     |
| PE4            | Input, output, or disconnected | GPIO<br>disconnected  | Port E 4—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input cannot tolerate 5 V.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   |
| SCKR_1         | Input or output                | GPIO<br>disconnected  | Receiver Serial Clock_1—SCKR provides the receiver serial bit clock for the ESAI. The SCKR operates as a clock input or output used by all the enabled receivers in the asynchronous mode (SYN=0), or as serial flag 0 pin in the synchronous mode (SYN=1).  When this pin is configured as serial flag pin, its direction is determined by the RCKD bit in the RCCR register. When configured as the output flag OFO, this pin will reflect the value of the OFO bit in the SAICR register, and the data in the OFO bit will show up at the pin synchronized to the frame sync in normal mode or the slot in network mode. When configured as the input flag IFO, the data value at the pin will be stored in the IFO bit in the SAISR register, synchronized by the frame sync in normal mode or the slot in network mode. |

2-18 Freescale Semiconductor



Table 2-12 Enhanced Serial Audio Interface\_1 Signals

| Signal<br>Name | Signal Type                    | State during<br>Reset | Signal Description                                                                                                                                                                                                                                       |
|----------------|--------------------------------|-----------------------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| PE0            | Input, output, or disconnected | GPIO<br>disconnected  | <b>Port E 0</b> —When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.                                                                                                             |
|                |                                |                       | The default state after reset is GPIO disconnected.  This input cannot tolerate 5 V.                                                                                                                                                                     |
| SCKT_1         | Input or output                | GPIO<br>disconnected  | <b>Transmitter Serial Clock_1</b> —This signal provides the serial bit rate clock for the ESAI. SCKT is a clock input or output used by all enabled transmitters and receivers in synchronous mode, or by all enabled transmitters in asynchronous mode. |
| PE3            | Input, output, or disconnected | GPIO<br>disconnected  | Port E 3—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.                                                                |
|                |                                |                       | This input cannot tolerate 5 V.                                                                                                                                                                                                                          |
| SDO5_1         | Output                         | GPIO<br>disconnected  | <b>Serial Data Output 5_1</b> —When programmed as a transmitter, SDO5 is used to transmit data from the TX5 serial transmit shift register.                                                                                                              |
| SDI0_1         | Input                          | GPIO<br>disconnected  | Serial Data Input 0_1—When programmed as a receiver, SDI0 is used to receive serial data into the RX0 serial receive shift register.                                                                                                                     |
| PE6            | Input, output, or disconnected | GPIO<br>disconnected  | Port E 6—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.                                                                                                                     |
|                |                                |                       | The default state after reset is GPIO disconnected.  This input cannot tolerate 5 V.                                                                                                                                                                     |
| SDO4_1         | Output                         | GPIO<br>disconnected  | Serial Data Output 4_1—When programmed as a transmitter, SDO4 is used to transmit data from the TX4 serial transmit shift register.                                                                                                                      |
| SDI1_1         | Input                          | GPIO<br>disconnected  | Serial Data Input 1_1—When programmed as a receiver, SDI1 is used to receive serial data into the RX1 serial receive shift register.                                                                                                                     |
| PE7            | Input, output, or disconnected | GPIO<br>disconnected  | Port E 7—When the ESAI is configured as GPIO, this signal is individually programmable as input, output, or internally disconnected.  The default state after reset is GPIO disconnected.  This input is 5 V tolerant.                                   |

Freescale Semiconductor 2-19



## **NOTES**

DSP56366 Technical Data, Rev. 3.1



#### **DC Electrical Characteristics** 3.4

Table 3-3 DC Electrical Characteristics<sup>1</sup>

| Characteristics                                                                                                                                       | Symbol           | Min                    | Тур | Max                    | Unit |
|-------------------------------------------------------------------------------------------------------------------------------------------------------|------------------|------------------------|-----|------------------------|------|
| Supply voltage                                                                                                                                        | V <sub>CC</sub>  | 3.14                   | 3.3 | 3.46                   | V    |
| Input high voltage                                                                                                                                    |                  |                        |     |                        | V    |
| • D(0:23), $\overline{BG}$ , $\overline{BB}$ , $\overline{TA}$ , ESAI_1 <sub>(except SDO4_1)</sub>                                                    | $V_{IH}$         | 2.0                    | _   |                        |      |
| MOD <sup>2</sup> /IRQ <sup>2</sup> , RESET, PINIT/NMI and all<br>JTAG/ESAI/Timer/HDI08/DAX/ESAI_1 <sub>(only SDO4_1)</sub> /SHI <sub>(SPI mode)</sub> | $V_{IHP}$        | 2.0                    | _   | V <sub>CC</sub> + 3.95 |      |
| • SHI <sub>(I2C mode)</sub>                                                                                                                           | $V_{IHP}$        | 1.5                    | _   | V <sub>CC</sub> + 3.95 |      |
| • EXTAL <sup>3</sup>                                                                                                                                  | V <sub>IHX</sub> | $0.8 \times V_{CC}$    | _   | V <sub>CC</sub>        |      |
| Input low voltage                                                                                                                                     |                  |                        |     |                        | V    |
| • D(0:23), $\overline{BG}$ , $\overline{BB}$ , $\overline{TA}$ , ESAI_1 <sub>(except SDO4_1)</sub>                                                    | $V_{IL}$         | -0.3                   | _   | 0.8                    |      |
| MOD <sup>2</sup> /IRQ <sup>2</sup> , RESET, PINIT/NMI and all<br>JTAG/ESAI/Timer/HDI08/DAX/ESAI_1 <sub>(only SDO4_1)</sub> /SHI <sub>(SPI mode)</sub> | $V_{ILP}$        | -0.3                   | _   | 0.8                    |      |
| • SHI <sub>(I2C mode)</sub>                                                                                                                           | $V_{ILP}$        | -0.3                   | _   | 0.3 x V <sub>CC</sub>  |      |
| • EXTAL <sup>3</sup>                                                                                                                                  | V <sub>ILX</sub> | -0.3                   | _   | 0.2 x V <sub>CC</sub>  |      |
| Input leakage current                                                                                                                                 | I <sub>IN</sub>  | -10                    | _   | 10                     | μΑ   |
| High impedance (off-state) input current (@ 2.4 V / 0.4 V)                                                                                            | I <sub>TSI</sub> | -10                    | _   | 10                     | μА   |
| Output high voltage                                                                                                                                   |                  |                        |     |                        | V    |
| • TTL $(I_{OH} = -0.4 \text{ mA})^{4,5}$                                                                                                              | $V_{OH}$         | 2.4                    | _   | _                      |      |
| • CMOS $(I_{OH} = -10 \mu A)^4$                                                                                                                       | $V_{OH}$         | V <sub>CC</sub> - 0.01 | _   | _                      |      |
| Output low voltage                                                                                                                                    |                  |                        |     |                        | V    |
| • TTL ( $I_{OL}$ = 3.0 mA, open-drain pins $I_{OL}$ = 6.7 mA) <sup>4,5</sup>                                                                          | $V_{OL}$         | _                      | _   | 0.4                    |      |
| • CMOS $(I_{OL} = 10 \mu A)^4$                                                                                                                        | $V_{OL}$         | _                      | _   | 0.01                   |      |
| Internal supply current <sup>6</sup> at internal clock of 120MHz                                                                                      |                  |                        |     |                        | mA   |
| In Normal mode                                                                                                                                        | I <sub>CCI</sub> | _                      | 116 | 200                    |      |
| In Wait mode                                                                                                                                          | I <sub>CCW</sub> | _                      | 7.3 | 25                     |      |
| • In Stop mode <sup>7</sup>                                                                                                                           | I <sub>CCS</sub> | _                      | 1   | 10                     |      |
| PLL supply current                                                                                                                                    |                  | _                      | 1   | 2.5                    | mA   |
| Input capacitance <sup>4</sup>                                                                                                                        | C <sub>IN</sub>  | _                      | _   | 10                     | pF   |

Freescale Semiconductor 3-3

 $<sup>\</sup>begin{array}{ll} 1 & V_{CC} = 3.3 \text{ V} \pm .16 \text{ V}; \text{ T}_{J} = -40^{\circ}\text{C to } +110^{\circ}\text{C}, \text{ C}_{L} = 50 \text{ pF} \\ 2 & \text{Refers to MODA/IRQA, MODB/IRQB, MODC/IRQC,and MODD/IRQD pins.} \end{array}$ 

 $<sup>^3</sup>$  Driving EXTAL to the low  $V_{IHX}$  or the high  $V_{ILX}$  value may cause additional power consumption (DC current). To minimize power consumption, the minimum  $V_{IHX}$  should be no lower than  $0.9\times V_{CC}$  and the maximum  $V_{ILX}$  should be no higher than  $0.1\times V_{CC}. \\$ 

<sup>&</sup>lt;sup>4</sup> Periodically sampled and not 100% tested.

<sup>&</sup>lt;sup>5</sup> This characteristic does not apply to PCAP.




**Table 3-4 Internal Clocks** 

| Characteristics                             | Symbol           | Expression <sup>1, 2</sup> |                     |     |  |  |
|---------------------------------------------|------------------|----------------------------|---------------------|-----|--|--|
| Characteristics                             | Symbol           | Min                        | Тур                 | Max |  |  |
| Internal clock cycle time with PLL disabled | T <sub>C</sub>   | _                          | 2 × ET <sub>C</sub> | _   |  |  |
| Instruction cycle time                      | I <sub>CYC</sub> | _                          | T <sub>C</sub>      | _   |  |  |

DF = Division Factor

## 3.7 EXTERNAL CLOCK OPERATION

The DSP56366 system clock is an externally supplied square wave voltage source connected to EXTAL (See Figure 3-1).



Notes The midpoint is 0.5 ( $V_{IHC}$  +  $V_{ILC}$ ).

Figure 3-1 External Clock Timing

**Table 3-5 Clock Operation** 

| No. | Characteristics                                                       | Symbol | Min     | Max      |
|-----|-----------------------------------------------------------------------|--------|---------|----------|
| 1   | Frequency of EXTAL (EXTAL Pin Frequency)                              | Ef     | 0       | 120.0    |
|     | The rise and fall time of this external clock should be 3 ns maximum. |        |         |          |
| 2   | EXTAL input high <sup>1, 2</sup>                                      | ETH    |         |          |
|     | • With PLL disabled (46.7%–53.3% duty cycle <sup>3</sup> )            |        | 3.89 ns | $\infty$ |
|     | • With PLL enabled (42.5%–57.5% duty cycle <sup>3</sup> )             |        | 3.54 ns | 157.0 μs |
| 3   | EXTAL input low <sup>1, 2</sup>                                       | ETL    |         |          |
|     | • With PLL disabled (46.7%–53.3% duty cycle <sup>3</sup> )            |        | 3.89 ns | $\infty$ |
|     | • With PLL enabled (42.5%–57.5% duty cycle <sup>3</sup> )             |        | 3.54 ns | 157.0 μs |

Freescale Semiconductor 3-5

Ef = External frequency

ET<sub>C</sub> = External clock cycle

MF = Multiplication Factor

PDF = Predivision Factor

T<sub>C</sub> = internal clock cycle

<sup>&</sup>lt;sup>2</sup> See the **PLL and Clock Generation** section in the *DSP56300 Family Manual* for a detailed discussion of the PLL.



Table 3-7 Reset, Stop, Mode Select, and Interrupt Timing<sup>1</sup> (continued)

| No. | Characteristics                                                                                           | Expression                | Min  | Max   | Unit |
|-----|-----------------------------------------------------------------------------------------------------------|---------------------------|------|-------|------|
| 27  | Interrupt Requests Rate                                                                                   |                           |      |       |      |
|     | HDI08, ESAI, ESAI_1, SHI, DAX, Timer                                                                      | 12T <sub>C</sub>          | _    | 100.0 | ns   |
|     | • DMA                                                                                                     | 8T <sub>C</sub>           | _    | 66.7  | ns   |
|     | IRQ, NMI (edge trigger)                                                                                   | 8T <sub>C</sub>           | _    | 66.7  | ns   |
|     | IRQ (level trigger)                                                                                       | 12T <sub>C</sub>          | _    | 100.0 | ns   |
| 28  | DMA Requests Rate                                                                                         |                           |      |       |      |
|     | Data read from HDI08, ESAI, ESAI_1, SHI, DAX                                                              | 6T <sub>C</sub>           | _    | 50.0  | ns   |
|     | Data write to HDI08, ESAI, ESAI_1, SHI, DAX                                                               | 7T <sub>C</sub>           | _    | 58.0  | ns   |
|     | Timer                                                                                                     | 2T <sub>C</sub>           |      | 16.7  |      |
|     | TRQ, NMI (edge trigger)                                                                                   | 3T <sub>C</sub>           |      | 25.0  | ns   |
| 29  | Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid | $4.25 \times T_{C} + 2.0$ | 37.4 | _     | ns   |

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.3 V ± 0.16 V; T<sub>J</sub> = -40°C to + 110°C, C<sub>L</sub> = 50 pF

For PLL disable, using external clock (PCTL Bit 16 = 1), no stabilization delay is required and recovery time will be defined by the PCTL Bit 17 and OMR Bit 6 settings.

For PLL enable, if PCTL Bit 17 is 0, the PLL is shutdown during Stop. Recovering from Stop requires the PLL to get locked. The PLL lock procedure duration, PLL Lock Cycles (PLC), may be in the range of 0 to 1000 cycles. This procedure occurs in parallel with the stop delay counter, and stop recovery will end when the last of these two events occurs: the stop delay counter completes count or PLL lock procedure completion.

PLC value for PLL disable is 0.

The maximum value for ET<sub>C</sub> is 4096 (maximum MF) divided by the desired internal frequency (i.e., for 120 MHz it is 4096/120 MHz = 34.1  $\mu$ s). During the stabilization period, T<sub>C</sub>, T<sub>H</sub>, and T<sub>L</sub> will not be constant, and their width may vary, so timing may vary as well.

<sup>&</sup>lt;sup>2</sup> Periodically sampled and not 100% tested.

RESET duration is measured during the time in which RESET is asserted, V<sub>CC</sub> is valid, and the EXTAL input is active and valid. When the V<sub>CC</sub> is valid, but the other "required RESET duration" conditions (as specified above) have not been yet met, the device circuitry will be in an uninitialized state that can result in significant power consumption and heat-up. Designs should minimize this state to the shortest possible duration.

<sup>&</sup>lt;sup>4</sup> If PLL does not lose lock.

When using fast interrupts and IRQA, IRQB, IRQC, and IRQD are defined as level-sensitive, timings 19 through 21 apply to prevent multiple interrupt service. To avoid these timing restrictions, the deasserted Edge-triggered mode is recommended when using fast interrupts. Long interrupts are recommended when using Level-sensitive mode.

<sup>&</sup>lt;sup>6</sup> WS = number of wait states (measured in clock cycles, number of T<sub>C</sub>). Use expression to compute maximum value.

<sup>&</sup>lt;sup>7</sup> This timing depends on several settings:



Table 3-8 SRAM Read and Write Accesses<sup>1</sup> (continued)

| No. | Characteristics                                   | Symbol                             | Expression <sup>2</sup>                                     | Min  | Max | Unit |
|-----|---------------------------------------------------|------------------------------------|-------------------------------------------------------------|------|-----|------|
| 101 | Address and AA valid to WR assertion              | t <sub>AS</sub>                    | $0.25 \times T_{C} - 2.0$ [WS = 1]                          | 0.1  | _   | ns   |
|     |                                                   |                                    | $1.25 \times T_C - 2.0$ [WS $\ge 4$ ]                       | 8.4  | _   | ns   |
| 102 | WR assertion pulse width                          | t <sub>WP</sub>                    | $1.5 \times T_{C} - 4.0 \text{ [WS = 1]}$                   | 8.5  | _   | ns   |
|     |                                                   |                                    | All frequencies: $WS \times T_C - 4.0$ $[2 \le WS \le 3]$   | 12.7 | _   | ns   |
|     |                                                   |                                    | $(WS-0.5)\times T_C-4.0$ $[WS\geq 4]$                       | 25.2 | _   | ns   |
| 103 | WR deassertion to address not valid               | t <sub>WR</sub>                    | $0.25 \times T_{C} - 2.0$ [1 \le WS \le 3]                  | 0.1  | _   | ns   |
|     |                                                   |                                    | $1.25 \times T_C - 2.0$ [4 \le WS \le 7]                    | 8.4  | _   | ns   |
|     |                                                   |                                    | $2.25 \times T_C - 2.0$ [WS \ge 8]                          | 16.7 | _   | ns   |
|     |                                                   |                                    | All frequencies: $1.25 \times T_C - 4.0$ $[4 \le WS \le 7]$ | 6.4  | _   | ns   |
|     |                                                   |                                    | $2.25 \times T_C - 4.0$ [WS $\geq$ 8]                       | 14.7 | _   | ns   |
| 104 | Address and AA valid to input data valid          | t <sub>AA</sub> , t <sub>AC</sub>  | $(WS + 0.75) \times T_C - 7.0$ [WS \ge 1]                   | _    | 7.6 | ns   |
| 105 | RD assertion to input data valid                  | t <sub>OE</sub>                    | $(WS + 0.25) \times T_C - 7.0$ $[WS \ge 1]$                 | _    | 3.4 | ns   |
| 106 | RD deassertion to data not valid (data hold time) | t <sub>OHZ</sub>                   |                                                             | 0.0  | _   | ns   |
| 107 | Address valid to WR deassertion <sup>3</sup>      | t <sub>AW</sub>                    | $(WS + 0.75) \times T_C - 4.0$ $[WS \ge 1]$                 | 10.6 | _   | ns   |
| 108 | Data valid to WR deassertion (data setup time)    | t <sub>DS</sub> (t <sub>DW</sub> ) | $(WS - 0.25) \times T_C - 3.0$ $[WS \ge 1]$                 | 3.2  | _   | ns   |

3-12 Freescale Semiconductor






Figure 3-9 SRAM Read Access




Figure 3-10 SRAM Write Access

DSP56366 Technical Data, Rev. 3.1

Freescale Semiconductor 3-15



- <sup>5</sup> All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g.,  $t_{PC}$  equals  $3 \times T_{C}$  for read-after-read or write-after-write sequences).
- <sup>6</sup> BRW[1:0] (DRAM Control Register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.
- $^7$   $\overline{\text{RD}}$  deassertion will always occur after  $\overline{\text{CAS}}$  deassertion; therefore, the restricted timing is  $t_{\text{OFF}}$  and not  $t_{\text{GZ}}$ .

Table 3-11 DRAM Page Mode Timings, Three Wait States 1, 2, 3

| No. | Characteristics                                                                                                       | Symbol            | Expression <sup>4</sup>                                                                                 | Min               | Max  | Unit |
|-----|-----------------------------------------------------------------------------------------------------------------------|-------------------|---------------------------------------------------------------------------------------------------------|-------------------|------|------|
| 131 | Page mode cycle time for two consecutive accesses of the same direction                                               | t <sub>PC</sub>   | 2 × T <sub>C</sub>                                                                                      | 40.0              | _    | ns   |
|     | Page mode cycle time for mixed (read and write) accesses                                                              |                   | 1.25 × T <sub>C</sub>                                                                                   | 35.0              | _    |      |
| 132 | CAS assertion to data valid (read)                                                                                    | t <sub>CAC</sub>  | $2 \times T_C - 7.0$                                                                                    |                   | 13.0 | ns   |
| 133 | Column address valid to data valid (read)                                                                             | t <sub>AA</sub>   | $3 \times T_C - 7.0$                                                                                    |                   | 23.0 | ns   |
| 134 | CAS deassertion to data not valid (read hold time)                                                                    | t <sub>OFF</sub>  |                                                                                                         | 0.0               | _    | ns   |
| 135 | Last CAS assertion to RAS deassertion                                                                                 | t <sub>RSH</sub>  | $2.5 \times T_C - 4.0$                                                                                  | 21.0              | _    | ns   |
| 136 | Previous CAS deassertion to RAS deassertion                                                                           | t <sub>RHCP</sub> | $4.5 \times T_C - 4.0$                                                                                  | 41.0              | _    | ns   |
| 137 | CAS assertion pulse width                                                                                             | t <sub>CAS</sub>  | $2 \times T_C - 4.0$                                                                                    | 16.0              | _    | ns   |
| 138 | Last CAS deassertion to RAS assertion <sup>5</sup> • BRW[1:0] = 00  • BRW[1:0] = 01  • BRW[1:0] = 10  • BRW[1:0] = 11 | t <sub>CRP</sub>  | $2.25 \times T_{C} - 6.0$ $3.75 \times T_{C} - 6.0$ $4.75 \times T_{C} - 6.0$ $6.75 \times T_{C} - 6.0$ | —<br>41.5<br>61.5 |      | ns   |
| 139 | CAS deassertion pulse width                                                                                           | t <sub>CP</sub>   | 1.5 × T <sub>C</sub> – 4.0                                                                              | 11.0              | _    | ns   |
| 140 | Column address valid to CAS assertion                                                                                 | t <sub>ASC</sub>  | T <sub>C</sub> – 4.0                                                                                    | 6.0               | _    | ns   |
| 141 | CAS assertion to column address not valid                                                                             | t <sub>CAH</sub>  | $2.5 \times T_C - 4.0$                                                                                  | 21.0              | _    | ns   |
| 142 | Last column address valid to RAS deassertion                                                                          | t <sub>RAL</sub>  | 4 × T <sub>C</sub> – 4.0                                                                                | 36.0              | _    | ns   |
| 143 | WR deassertion to CAS assertion                                                                                       | t <sub>RCS</sub>  | 1.25 × T <sub>C</sub> – 4.0                                                                             | 8.5               | _    | ns   |
| 144 | CAS deassertion to WR assertion                                                                                       | t <sub>RCH</sub>  | $0.75 \times T_{C} - 4.0$                                                                               | 3.5               | _    | ns   |
| 145 | CAS assertion to WR deassertion                                                                                       | t <sub>WCH</sub>  | 2.25 × T <sub>C</sub> – 4.2                                                                             | 18.3              | _    | ns   |
| 146 | WR assertion pulse width                                                                                              | t <sub>WP</sub>   | $3.5 \times T_C - 4.5$                                                                                  | 30.5              | _    | ns   |
| 147 | Last WR assertion to RAS deassertion                                                                                  | t <sub>RWL</sub>  | $3.75 \times T_C - 4.3$                                                                                 | 33.2              | _    | ns   |
| 148 | WR assertion to CAS deassertion                                                                                       | t <sub>CWL</sub>  | $3.25 \times T_C - 4.3$                                                                                 | 28.2              | _    | ns   |
| 149 | Data valid to CAS assertion (write)                                                                                   | t <sub>DS</sub>   | $0.5 \times T_C - 4.0$                                                                                  | 1.0               | _    | ns   |

3-20 Freescale Semiconductor



Table 3-12 DRAM Page Mode Timings, Four Wait States<sup>1, 2, 3</sup> (continued)

| No. | Characteristics                               | Symbol           | Expression <sup>4</sup>   | Min  | Max  | Unit |
|-----|-----------------------------------------------|------------------|---------------------------|------|------|------|
| 140 | Column address valid to CAS assertion         | t <sub>ASC</sub> | T <sub>C</sub> – 4.0      | 4.3  | _    | ns   |
| 141 | CAS assertion to column address not valid     | t <sub>CAH</sub> | $3.5 \times T_C - 4.0$    | 25.2 | _    | ns   |
| 142 | Last column address valid to RAS deassertion  | t <sub>RAL</sub> | $5 \times T_C - 4.0$      | 37.7 | _    | ns   |
| 143 | WR deassertion to CAS assertion               | t <sub>RCS</sub> | $1.25 \times T_{C} - 4.0$ | 6.4  | _    | ns   |
| 144 | CAS deassertion to WR assertion               | t <sub>RCH</sub> | $1.25 \times T_{C} - 4.0$ | 6.4  | _    | ns   |
| 145 | CAS assertion to WR deassertion               | t <sub>WCH</sub> | $3.25 \times T_C - 4.2$   | 22.9 | _    | ns   |
| 146 | WR assertion pulse width                      | t <sub>WP</sub>  | $4.5 \times T_C - 4.5$    | 33.0 | _    | ns   |
| 147 | Last WR assertion to RAS deassertion          | t <sub>RWL</sub> | $4.75\times T_C-4.3$      | 35.3 | _    | ns   |
| 148 | WR assertion to CAS deassertion               | t <sub>CWL</sub> | $3.75\times T_C-4.3$      | 26.9 |      | ns   |
| 149 | Data valid to CAS assertion (write)           | t <sub>DS</sub>  | $0.5 \times T_C - 4.0$    | 0.2  | _    | ns   |
| 150 | CAS assertion to data not valid (write)       | t <sub>DH</sub>  | $3.5 \times T_C - 4.0$    | 25.2 | _    | ns   |
| 151 | WR assertion to CAS assertion                 | t <sub>WCS</sub> | $1.25 \times T_{C} - 4.3$ | 6.1  | _    | ns   |
| 152 | Last RD assertion to RAS deassertion          | t <sub>ROH</sub> | $4.5 \times T_C - 4.0$    | 33.5 | _    | ns   |
| 153 | RD assertion to data valid                    | t <sub>GA</sub>  | $3.25\times T_C-7.0$      | _    | 20.1 | ns   |
| 154 | RD deassertion to data not valid <sup>6</sup> | t <sub>GZ</sub>  |                           | 0.0  | _    | ns   |
| 155 | WR assertion to data active                   |                  | $0.75 \times T_C - 0.3$   | 5.9  | _    | ns   |
| 156 | WR deassertion to data high impedance         |                  | 0.25 × T <sub>C</sub>     | _    | 2.1  | ns   |

<sup>&</sup>lt;sup>1</sup> The number of wait states for Page mode access is specified in the DCR.

<sup>&</sup>lt;sup>2</sup> The refresh period is specified in the DCR.

<sup>&</sup>lt;sup>3</sup> The asynchronous delays specified in the expressions are valid for DSP56366.

<sup>&</sup>lt;sup>4</sup> All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t<sub>PC</sub> equals 3 × T<sub>C</sub> for read-after-read or write-after-write sequences).

<sup>&</sup>lt;sup>5</sup> BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of-page access.

 $<sup>^{6}</sup>$   $\overline{RD}$  deassertion will always occur after  $\overline{CAS}$  deassertion; therefore, the restricted timing is  $t_{OFF}$  and not  $t_{GZ}$ .






Figure 3-12 DRAM Page Mode Write Accesses



Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States<sup>1, 2</sup> (continued)

| No. | Characteristics <sup>3</sup>                  | Symbol           | Expression                   | Min   | Max   | Unit |
|-----|-----------------------------------------------|------------------|------------------------------|-------|-------|------|
| 184 | WR assertion to CAS deassertion               | t <sub>CWL</sub> | 14.25 × T <sub>C</sub> – 4.3 | 114.4 | _     | ns   |
| 185 | Data valid to CAS assertion (write)           | t <sub>DS</sub>  | $8.75 \times T_{C} - 4.0$    | 68.9  | _     | ns   |
| 186 | CAS assertion to data not valid (write)       | t <sub>DH</sub>  | $6.25 \times T_{C} - 4.0$    | 48.1  | _     | ns   |
| 187 | RAS assertion to data not valid (write)       | t <sub>DHR</sub> | $9.75 \times T_{C} - 4.0$    | 77.2  | _     | ns   |
| 188 | WR assertion to CAS assertion                 | t <sub>wcs</sub> | $9.5 \times T_C - 4.3$       | 74.9  | _     | ns   |
| 189 | CAS assertion to RAS assertion (refresh)      | t <sub>CSR</sub> | $1.5 \times T_C - 4.0$       | 8.5   | _     | ns   |
| 190 | RAS deassertion to CAS assertion (refresh)    | t <sub>RPC</sub> | $4.75 \times T_{C} - 4.0$    | 35.6  | _     | ns   |
| 191 | RD assertion to RAS deassertion               | t <sub>ROH</sub> | $15.5 \times T_{C} - 4.0$    | 125.2 | _     | ns   |
| 192 | RD assertion to data valid                    | t <sub>GA</sub>  | 14 × T <sub>C</sub> – 5.7    | _     | 111.0 | ns   |
| 193 | RD deassertion to data not valid <sup>3</sup> | t <sub>GZ</sub>  |                              | 0.0   | _     | ns   |
| 194 | WR assertion to data active                   |                  | $0.75 \times T_C - 0.3$      | 5.9   | _     | ns   |
| 195 | WR deassertion to data high impedance         |                  | 0.25 × T <sub>C</sub>        | _     | 2.1   | ns   |

<sup>&</sup>lt;sup>1</sup> The number of wait states for out-of-page access is specified in the DCR.

 $<sup>^{2}\,</sup>$  The refresh period is specified in the DCR.

 $<sup>^3</sup>$   $\overline{\text{RD}}$  deassertion will always occur after  $\overline{\text{CAS}}$  deassertion; therefore, the restricted timing is  $t_{\text{OFF}}$  and not  $t_{\text{GZ}}$ .

<sup>&</sup>lt;sup>4</sup> Either t<sub>BCH</sub> or t<sub>BBH</sub> must be satisfied for read cycles.






Figure 3-15 DRAM Out-of-Page Read Access

Freescale Semiconductor 3-33






Figure 3-22 Write Timing Diagram, Non-Multiplexed Bus




# 3.13 Serial Host Interface (SHI) I<sup>2</sup>C Protocol Timing

Table 3-20 SHI I<sup>2</sup>C Protocol Timing

| No. | Characteristics <sup>1,2,3</sup>                           | Symbol/<br>Expression | Standard<br>Mode <sup>4</sup> |      | Fast Mode <sup>5</sup>    |     | Unit |
|-----|------------------------------------------------------------|-----------------------|-------------------------------|------|---------------------------|-----|------|
|     |                                                            |                       | Min                           | Max  | Min                       | Max |      |
|     | Tolerable spike width on SCL or SDA                        |                       |                               |      |                           |     |      |
|     | Filters bypassed                                           | _                     | _                             | 0    | _                         | 0   | ns   |
|     | Narrow filters enabled                                     |                       | _                             | 50   | _                         | 50  | ns   |
|     | Wide filters enabled                                       |                       | _                             | 100  | _                         | 100 | ns   |
| 171 | SCL clock frequency                                        | F <sub>SCL</sub>      | _                             | 100  | _                         | 400 | kHz  |
| 171 | SCL clock cycle                                            | T <sub>SCL</sub>      | 10                            | _    | 2.5                       | _   | μS   |
| 172 | Bus free time                                              | T <sub>BUF</sub>      | 4.7                           | _    | 1.3                       | _   | μS   |
| 173 | Start condition set-up time                                | T <sub>SU;STA</sub>   | 4.7                           | _    | 0.6                       | _   | μS   |
| 174 | Start condition hold time                                  | T <sub>HD;STA</sub>   | 4.0                           | _    | 0.6                       | _   | μS   |
| 175 | SCL low period                                             | T <sub>LOW</sub>      | 4.7                           | _    | 1.3                       | _   | μS   |
| 176 | SCL high period                                            | T <sub>HIGH</sub>     | 4.0                           | _    | 1.3                       | _   | μS   |
| 177 | SCL and SDA rise time                                      | T <sub>R</sub>        | _                             | 1000 | $20 + 0.1 \times C_{b}$   | 300 | ns   |
| 178 | SCL and SDA fall time                                      | T <sub>F</sub>        | _                             | 300  | 20 + 0.1 × C <sub>b</sub> | 300 | ns   |
| 179 | Data set-up time                                           | T <sub>SU;DAT</sub>   | 250                           | _    | 100                       | _   | ns   |
| 180 | Data hold time                                             | T <sub>HD;DAT</sub>   | 0.0                           | _    | 0.0                       | 0.9 | μS   |
| 181 | DSP clock frequency                                        | F <sub>DSP</sub>      |                               |      |                           |     | MHz  |
|     | Filters bypassed                                           |                       | 10.6                          | _    | 28.5                      | _   |      |
|     | Narrow filters enabled                                     |                       | 11.8                          | _    | 39.7                      | _   |      |
|     | Wide filters enabled                                       |                       | 13.1                          | _    | 61.0                      | _   |      |
| 182 | SCL low to data out valid                                  | T <sub>VD;DAT</sub>   | _                             | 3.4  | _                         | 0.9 | μS   |
| 183 | Stop condition set-up time                                 | T <sub>SU;STO</sub>   | 4.0                           | _    | 0.6                       | _   | μS   |
| 184 | HREQ in deassertion to last SCL edge (HREQ in set-up time) | t <sub>SU;RQI</sub>   | 0.0                           | _    | 0.0                       | _   | ns   |

3-50 Freescale Semiconductor





Notes In network mode, output flag transitions can occur at the start of each time slot within the frame. In normal mode, the output flag state is asserted for the entire frame period.

AA0490

Figure 3-32 ESAI Transmitter Timing



#### **Timer Timing** 3.16

**Table 3-24 Timer Timing** 

| No.                                                                                                                                         | Characteristics | Everencies               | 120  | Unit |       |  |  |
|---------------------------------------------------------------------------------------------------------------------------------------------|-----------------|--------------------------|------|------|-------|--|--|
|                                                                                                                                             |                 | Expression               | Min  | Max  | Oilit |  |  |
| 480                                                                                                                                         | TIO Low         | 2 × T <sub>C</sub> + 2.0 | 18.7 | _    | ns    |  |  |
| 481                                                                                                                                         | TIO High        | 2 × T <sub>C</sub> + 2.0 | 18.7 | _    | ns    |  |  |
| <b>Note:</b> $V_{CC} = 3.3 \text{ V} \pm 0.16 \text{ V}$ ; $T_{J} = -40^{\circ}\text{C to} + 110^{\circ}\text{C}$ , $C_{L} = 50 \text{ pF}$ |                 |                          |      |      |       |  |  |




Figure 3-37 TIO Timer Event Input Restrictions

#### **GPIO Timing** 3.17

Table 3-25 GPIO Timing

| No.              | Characteristics <sup>1</sup>                          | Expression                 | Min  | Max  | Unit |
|------------------|-------------------------------------------------------|----------------------------|------|------|------|
| 490 <sup>2</sup> | EXTAL edge to GPIO out valid (GPIO out delay time)    |                            | _    | 32.8 | ns   |
| 491              | EXTAL edge to GPIO out not valid (GPIO out hold time) |                            | 4.8  | _    | ns   |
| 492              | GPIO In valid to EXTAL edge (GPIO in set-up time)     |                            | 10.2 | _    | ns   |
| 493              | EXTAL edge to GPIO in not valid (GPIO in hold time)   |                            | 1.8  | _    | ns   |
| 494 <sup>2</sup> | Fetch to EXTAL edge before GPIO change                | 6.75 × T <sub>C</sub> -1.8 | 54.5 | _    | ns   |
| 495              | GPIO out rise time                                    | _                          | _    | 13   | ns   |
| 496              | GPIO out fall time                                    | _                          | _    | 13   | ns   |

3-60 Freescale Semiconductor

 $<sup>^{1}</sup>$  V<sub>CC</sub> = 3.3 V ± 0.16 V; T<sub>J</sub> = -40°C to +110°C, C<sub>L</sub> = 50 pF  $^{2}$  Valid only when PLL enabled with multiplication factor equal to one.



## **NOTES**

DSP56366 Technical Data, Rev. 3.1