



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	5MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	16
Program Memory Size	1KB (1K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	256 x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 7x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Through Hole
Package / Case	20-DIP (0.300", 7.62mm)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0123ph005ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Reset Controller

Z8 Encore! $XP^{\mathbb{R}}$ F0823 Series products can be reset using the \overline{RESET} pin, POR, WDT time-out, STOP mode exit, or Voltage Brownout warning signal. The \overline{RESET} pin is bidirectional, that is, it functions as reset source as well as a reset indicator.

On-Chip Debugger

Z8 Encore! XP F0823 Series products feature an integrated On-Chip Debugger. The OCD provides a rich-set of debugging capabilities, such as reading and writing registers, programming Flash memory, setting breakpoints and executing code. A single-pin interface provides communication to the OCD.

Address (Hex)	Register Description	Mnemonic	Reset (Hex)	Page No
FF2	Watchdog Timer Reload High Byte	WDTH	FF	91
FF3	Watchdog Timer Reload Low Byte	WDTL	FF	91
FF4–FF5	Reserved	_	XX	
Trim Bit Contro	I			
FF6	Trim Bit Address	TRMADR	00	143
FF7	Trim Data	TRMDR	XX	144
Flash Memory	Controller			
FF8	Flash Control	FCTL	00	137
FF8	Flash Status	FSTAT	00	137
FF9	Flash Page Select	FPS	00	138
	Flash Sector Protect	FPROT	00	139
FFA	Flash Programming Frequency High Byte	FFREQH	00	140
FFB	Flash Programming Frequency Low Byte	FFREQL	00	140
eZ8 CPU				
FFC	Flags		XX	Refer to eZ8
FFD	Register Pointer	RP	XX	CPU Core
FFE	Stack Pointer High Byte	SPH	XX	User Manual
FFF	Stack Pointer Low Byte	SPL	XX	_(010120)
XX=Undefined				

Table 8. Register File Address Map (Continued)

Interrupt Controller

The interrupt controller on the Z8 Encore! XP[®] F0823 Series products prioritizes the interrupt requests from the on-chip peripherals and the GPIO port pins. The features of interrupt controller include:

- 20 unique interrupt vectors
 - 12 GPIO port pin interrupt sources (two are shared)
 - 8 on-chip peripheral interrupt sources (two are shared)
- Flexible GPIO interrupts
 - Eight selectable rising and falling edge GPIO interrupts
 - Four dual-edge interrupts
- Three levels of individually programmable interrupt priority
- Watchdog Timer can be configured to generate an interrupt

Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start an interrupt service routine (ISR). Usually this interrupt service routine is involved with the exchange of data, status information, or control information between the CPU and the interrupting peripheral. When the service routine is completed, the CPU returns to the operation from which it was interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the interrupt controller has no effect on operation. For more information on interrupt servicing by the eZ8 CPU, refer to *eZ8 CPU Core User Manual (UM0128)* available for download at <u>www.zilog.com</u>.

Interrupt Vector Listing

Table 33 lists all of the interrupts available in order of priority. The interrupt vector is stored with the most-significant byte (MSB) at the even Program Memory address and the least-significant byte (LSB) at the following odd Program Memory address.



Note: Some port interrupts are not available on the 8- and 20-pin packages. The ADC interrupt is unavailable on devices not containing an ADC.

	Program Memory	
Priority	Vector Address	Interrupt or Trap Source
Highest	0002H	Reset (not an interrupt)
	0004H	Watchdog Timer (see Watchdog Timer on page 87)
	003AH	Primary Oscillator Fail Trap (not an interrupt)
	003CH	Watchdog Timer Oscillator Fail Trap (not an interrupt)
	0006H	Illegal Instruction Trap (not an interrupt)
	0008H	Reserved
	000AH	Timer 1
	000CH	Timer 0
	000EH	UART 0 receiver
	0010H	UART 0 transmitter
	0012H	Reserved
	0014H	Reserved
	0016H	ADC
	0018H	Port A Pin 7, selectable rising or falling input edge
	001AH	Port A Pin 6, selectable rising or falling input edge or Comparator Output
	001CH	Port A Pin 5, selectable rising or falling input edge
	001EH	Port A Pin 4, selectable rising or falling input edge
	0020H	Port A Pin 3 or Port D Pin 3, selectable rising or falling input edge
	0022H	Port A Pin 2 or Port D Pin 2, selectable rising or falling input edge
	0024H	Port A Pin 1, selectable rising or falling input edge
	0026H	Port A Pin 0, selectable rising or falling input edge
	0028H	Reserved
	002AH	Reserved
	002CH	Reserved
	002EH	Reserved
	0030H	Port C Pin 3, both input edges
	0032H	Port C Pin 2, both input edges
	0034H	Port C Pin 1, both input edges

Table 33. Trap and Interrupt Vectors in Order of Priority

Writing a 1 to the IRQE bit in the Interrupt Control register

Interrupts are globally disabled by any of the following actions:

- Execution of a Disable Interrupt (DI) instruction
- eZ8 CPU acknowledgement of an interrupt service request from the interrupt controller
- Writing a 0 to the IRQE bit in the Interrupt Control register
- Reset
- Execution of a Trap instruction
- Illegal Instruction Trap
- Primary Oscillator Fail Trap
- Watchdog Timer Oscillator Fail Trap

Interrupt Vectors and Priority

The interrupt controller supports three levels of interrupt priority. Level 3 is the highest priority, Level 2 is the second highest priority, and Level 1 is the lowest priority. If all interrupts are enabled with identical interrupt priority (for example, all as Level 2 interrupts), the interrupt priority is assigned from highest to lowest as specified in Table 33 on page 54. Level 3 interrupts are always assigned higher priority than Level 2 interrupts which, in turn, always are assigned higher priority than Level 1 interrupts. Within each interrupt priority level (Level 1, Level 2, or Level 3), priority is assigned as specified in Table 33. Reset, Watchdog Timer interrupt (if enabled), Primary Oscillator Fail Trap, Watchdog Timer Oscillator Fail Trap, and Illegal Instruction Trap always have highest (Level 3) priority.

Interrupt Assertion

Interrupt sources assert their interrupt requests for only a single system clock period (single pulse). When the interrupt request is acknowledged by the eZ8 CPU, the corresponding bit in the Interrupt Request register is cleared until the next interrupt occurs. Writing a 0 to the corresponding bit in the Interrupt Request register likewise clears the interrupt request.

Caution: The following coding style that clears bits in the Interrupt Request registers is not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.

Poor coding style that can result in lost interrupt requests: LDX r0, IRQ0 AND r0, MASK LDX IRQ0, r0

Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) register (Table 35) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the Interrupt Request 1 register to determine if any interrupt requests are pending.

Table 35. Interrupt Request 1 Register (IRQ1)

BITS	7	6	5	4	3	2	1	0
FIELD	PA7VI	PA6CI	PA5I	PA4I	PA3I	PA2I	PA1I	PA0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				FC	3H			

PA7VI—Port A7 Interrupt Request

0 = No interrupt request is pending for GPIO Port A

1 = An interrupt request from GPIO Port A

PA6CI—Port A6 or Comparator Interrupt Request

0 = No interrupt request is pending for GPIO Port A or Comparator

1 = An interrupt request from GPIO Port A or Comparator

PAxI—Port A Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port A pin x

1 = An interrupt request from GPIO Port A pin x is awaiting service

where x indicates the specific GPIO Port pin number (0-5)

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) register (Table 36) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 register to determine if any interrupt requests are pending.





Operation

Data Format

The UART always transmits and receives data in an 8-bit data format, least-significant bit (lsb) first. An even or odd parity bit can be added to the data stream. Each character begins with an active Low Start bit and ends with either 1 or 2 active High Stop bits. Figure 11 and Figure 12 display the asynchronous data format employed by the UART without parity and with parity, respectively.

PSEL—Parity Select

0 = Even parity is transmitted and expected on all received data

1 = Odd parity is transmitted and expected on all received data

SBRK—Send Break

This bit pauses or breaks data transmission. Sending a break interrupts any transmission in progress, so ensure that the transmitter has finished sending data before setting this bit.

0 = No break is sent

1 = Forces a break condition by setting the output of the transmitter to zero

STOP—Stop Bit Select

0 = The transmitter sends one stop bit

1 = The transmitter sends two stop bits

LBEN—Loop Back Enable

0 = Normal operation

1 = All transmitted data is looped back to the receiver

Table 67. UART Control 1 Register (U0CTL1)

BITS	7	6	5	4	3	2	1	0
FIELD	MPMD[1]	MPEN	MPMD[0]	MPBT	DEPOL	BRGCTL	RDAIRQ	IREN
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				F4	3H			

MPMD[1:0]—MULTIPROCESSOR Mode

If MULTIPROCESSOR (9-bit) mode is enabled,

00 = The UART generates an interrupt request on all received bytes (data and address)

01 = The UART generates an interrupt request only on received address bytes

10 = The UART generates an interrupt request when a received address byte matches the value stored in the Address Compare Register and on all successive data bytes until an address mismatch occurs

11 = The UART generates an interrupt request on all received data bytes for which the most recent address byte matched the value in the Address Compare Register

MPEN—MULTIPROCESSOR (9-bit) Enable

This bit is used to enable MULTIPROCESSOR (9-bit) mode.

0 = Disable MULTIPROCESSOR (9-bit) mode

1 = Enable MULTIPROCESSOR (9-bit) mode

MPBT—Multiprocessor Bit Transmit

This bit is applicable only when MULTIPROCESSOR (9-bit) mode is enabled. The 9th bit is used by the receiving device to determine if the data byte contains address or data information.

Z8 Encore! XP[®] F0823 Series Product Specification

118



Figure 19. Analog-to-Digital Converter Block Diagram

Operation

Data Format

The output of the ADC is an 11-bit, signed, two's complement digital value. The output generally ranges from 0 to +1023, but offset errors can cause small negative values.

The ADC registers return 13 bits of data, but the two LSBs are intended for compensation use only. When the compensation routine is performed on the 13 bit raw ADC value, two

Z8 Encore! XP[®] F0823 Series Product Specification

Software Compensation Procedure on page 122. The location of each calibration byte is provided in Table 93 on page 148.

Info Page Address	Memory Address	Compensation Usage	ADC Mode	Reference Type
60	FE60	Offset	Single-Ended Unbuffered	Internal 2.0 V
08	FE08	Gain High Byte	Single-Ended Unbuffered	Internal 2.0 V
09	FE09	Gain Low Byte	Single-Ended Unbuffered	Internal 2.0 V
63	FE63	Offset	Single-Ended Unbuffered	Internal 1.0 V
0A	FE0A	Gain High Byte	Single-Ended Unbuffered	Internal 1.0 V
0B	FE0B	Gain Low Byte	Single-Ended Unbuffered	Internal 1.0 V
66	FE66	Offset	Single-Ended Unbuffered	External 2.0 V
0C	FE0C	Gain High Byte	Single-Ended Unbuffered	External 2.0 V
0D	FE0D	Gain Low Byte	Single-Ended Unbuffered	External 2.0 V

Table 93. ADC Calibration Data Location

Serialization Data

Table 94. Serial Number at 001C-001F (S_NUM)

BITS	7	6	5	4	3	2	1	0		
FIELD	S_NUM									
RESET	U	U	U	U	U	U	U	U		
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
ADDR	Information Page Memory 001C-001F									
Note: U =	Unchanged b	y Reset. R/W	= Read/Write).						

S NUM— Serial Number Byte

The serial number is a unique four-byte binary value.

Debug Command	Command Byte	Enabled when NOT in DEBUG mode?	Disabled by Flash Read Protect Option Bit
Stuff Instruction	11H	-	Disabled.
Execute Instruction	12H	-	Disabled.
Reserved	13H–FFH	_	

In the following list of OCD Commands, data and commands sent from the host to the OCD are identified by 'DBG \leftarrow Command/Data'. Data sent from the OCD back to the host is identified by 'DBG \rightarrow Data'.

• **Read OCD Revision (00H)**—The Read OCD Revision command determines the version of the OCD. If OCD commands are added, removed, or changed, this revision number changes.

```
DBG \leftarrow 00H
DBG \rightarrow OCDRev[15:8] (Major revision number)
DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

 Read OCD Status Register (02H)—The Read OCD Status register command reads the OCDSTAT register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```

 Read Runtime Counter (03H)—The Runtime Counter counts system clock cycles in between breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the Write Memory, Read Memory, Write Register, Read Register, Read Memory CRC, Step Instruction, Stuff Instruction, and Execute Instruction commands.

```
DBG \leftarrow 03H
DBG \rightarrow RuntimeCounter[15:8]
DBG \rightarrow RuntimeCounter[7:0]
```

• Write OCD Control Register (04H)—The Write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash Read Protect Option Bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0 and the only method of returning the device to normal operating mode is to reset the device.

```
DBG \leftarrow 04H
DBG \leftarrow OCDCTL[7:0]
```

• **Read OCD Control Register (05H)**—The Read OCD Control Register command reads the value of the OCDCTL register.

is not in DEBUG mode or if the Flash Read Protect Option bit is enabled, the data is discarded.

DBG \leftarrow 0AH DBG \leftarrow Program Memory Address[15:8] DBG \leftarrow Program Memory Address[7:0] DBG \leftarrow Size[15:8] DBG \leftarrow Size[7:0] DBG \leftarrow 1-65536 data bytes

• **Read Program Memory (0BH)**—The Read Program Memory command reads data from Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be read 1–65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG mode or if the Flash Read Protect Option Bit is enabled, this command returns FFH for the data.

```
DBG \leftarrow 0BH

DBG \leftarrow Program Memory Address[15:8]

DBG \leftarrow Program Memory Address[7:0]

DBG \leftarrow Size[15:8]

DBG \leftarrow Size[7:0]

DBG \rightarrow 1-65536 data bytes
```

• Write Data Memory (0CH)—The Write Data Memory command writes data to Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). If the device is not in DEBUG mode or if the Flash Read Protect Option Bit is enabled, the data is discarded.

```
DBG \leftarrow 0CH
DBG \leftarrow Data Memory Address[15:8]
DBG \leftarrow Data Memory Address[7:0]
DBG \leftarrow Size[15:8]
DBG \leftarrow Size[7:0]
DBG \leftarrow 1-65536 data bytes
```

• **Read Data Memory (0DH)**—The Read Data Memory command reads from Data Memory. This command is equivalent to the LDE and LDEI instructions. Data can be read 1 to 65536 bytes at a time (65536 bytes can be read by setting size to 0). If the device is not in DEBUG mode, this command returns FFH for the data.

```
DBG \leftarrow 0DH
DBG \leftarrow Data Memory Address[15:8]
DBG \leftarrow Data Memory Address[7:0]
DBG \leftarrow Size[15:8]
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-65536 data bytes
```

Assombly		Addres	ss Mode	Opcodo(s)	Flags						Fotch Instr	
Mnemonic	Symbolic Operation	dst	src	(Hex)	С	z	S	v	D	Н	Cycles	Cycles
LDC dst, src	$dst \gets src$	r	Irr	C2	_	_	_	_	-	-	2	5
		lr	Irr	C5	-						2	9
		Irr	r	D2	-						2	5
LDCI dst, src	dst ← src	lr	Irr	C3	_	_	_	_	-	_	2	9
	r ← r + 1 rr ← rr + 1	Irr	Ir	D3							2	9
LDE dst, src	$dst \gets src$	r	Irr	82	-	-	-	-	-	_	2	5
		Irr	r	92	-						2	5
LDEI dst, src	dst ← src	lr	Irr	83	_	-	-	-	-	_	2	9
	r ← r + 1 rr ← rr + 1	Irr	lr	93							2	9
LDWX dst, src	$dst \gets src$	ER	ER	1FE8	_	_	_	_	_	_	5	4
LDX dst, src	$dst \gets src$	r	ER	84	-	-	-	-	-	_	3	2
		lr	ER	85	-						3	3
		R	IRR	86	-						3	4
		IR	IRR	87	-						3	5
		r	X(rr)	88	-						3	4
		X(rr)	r	89	-						3	4
		ER	r	94	-						3	2
		ER	lr	95							3	3
		IRR	R	96	_						3	4
		IRR	IR	97	_						3	5
		ER	ER	E8	_						4	2
		ER	IM	E9							4	2
LEA dst, X(src)	$dst \gets src + X$	r	X(r)	98		-	-	-	-	-	3	3
		rr	X(rr)	99							3	5
MULT dst	dst[15:0] ← dst[15:8] * dst[7:0]	RR		F4	-	_	-	-	-	-	2	8
NOP	No operation			0F	_	_	_	_	_	_	1	2
Flags Notation:	* = Value is a function of f – = Unaffected X = Undefined	he resul	t of the o	peration.	0 = 1 =	= Re = Se	eset et to	to 1	0			

Table 115. eZ8 CPU Instruction Summary (Continued)

On-Chip Peripheral AC and DC Electrical Characteristics

Table 122. Power-On Reset and Voltage Brownout Electrical Characteristics and Timing

		T _A = -40 °C to +105 °C				
Symbol	Parameter	Minimum	Typical ¹	Maximum	Units	Conditions
V _{POR}	Power-On Reset Voltage Threshold	2.20	2.45	2.70	V	V _{DD} = V _{POR}
V _{VBO}	Voltage Brownout Reset Voltage Threshold	2.15	2.40	2.65	V	$V_{DD} = V_{VBO}$
	V_{POR} to V_{VBO} hysteresis		50	75	mV	
	Starting V _{DD} voltage to ensure valid Power-On Reset.	_	V _{SS}	-	V	
T _{ANA}	Power-On Reset Analog Delay	-	70	-	μs	V _{DD} > V _{POR} ; T _{POR} Digital Reset delay follows T _{ANA}
T _{POR}	Power-On Reset Digital Delay		16		μs	66 Internal Precision Oscillator cycles + IPO startup time (T _{IPOST})
T _{SMR}	Stop Mode Recovery		16		μs	66 Internal Precision Oscillator cycles
T _{VBO}	Voltage Brownout Pulse Rejection Period	_	10	-	μs	Period of time in which V_{DD} < V_{VBO} without generating a Reset.
T _{RAMP}	Time for V_{DD} to transition from V_{SS} to V_{POR} to ensure valid Reset	0.10	_	100	ms	
T _{SMP}	Stop Mode Recovery pin pulse rejection period		20		ns	For any SMR pin or for the Reset pin when it is asserted in STOP mode.
¹ Data in t only and	he typical column is from char are not tested in production.	acterization	at 3.3 V and	30 °C. These	values a	re provided for design guidance

199

On-Chip Debugger Timing

Figure 31 and Table 129 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4 ns maximum rise and fall time.



		Delay (ns)				
Parameter	Abbreviation	Minimum	Maximum			
DBG						
T ₁	XIN Rise to DBG Valid Delay	_	15			
T ₂	XIN Rise to DBG Output Hold Time	2	_			
T ₃	DBG to XIN Rise Input Setup Time	5	-			
T ₄	DBG to XIN Rise Input Hold Time	5	-			

Table 129. On-Chip Debugger Timing

Figure 36 displays the 8-pin Quad Flat No-Lead package (QFN)/MLF-S available for the Z8 Encore! XP F0823 Series devices. This package has a footprint identical to that of the 8-pin SOIC, but with a lower profile.



Figure 36. 8-Pin Quad Flat No-Lead Package (QFN)/MLF-S

Figure 37 displays the 20-pin Plastic Dual Inline Package (PDIP) available for Z8 Encore! XP F0823 Series devices.



Figure 37. 20-Pin Plastic Dual Inline Package (PDIP)

Z8 Encore! XP[®] F0823 Series Product Specification

Ordering Information

Number	Ę	×	ines	rrupts	8it Timers MM	sit A/D Channels	XT with IrDA	cription		
Рац	Flas	RAN	101	Inte	16-E w/P\	10-E	UAF	Des		
Z8 Encore! XP with 8 KB Flash, 10-Bit Analog-to-Digital Converter										
Standard Temperature: 0 °C to 70 °C										
Z8F0823PB005SC	8 KB	1 KB	6	12	2	4	1	PDIP 8-pin package		
Z8F0823QB005SC	8 KB	1 KB	6	12	2	4	1	QFN 8-pin package		
Z8F0823SB005SC	8 KB	1 KB	6	12	2	4	1	SOIC 8-pin package		
Z8F0823SH005SC	8 KB	1 KB	16	18	2	7	1	SOIC 20-pin package		
Z8F0823HH005SC	8 KB	1 KB	16	18	2	7	1	SSOP 20-pin package		
Z8F0823PH005SC	8 KB	1 KB	16	18	2	7	1	PDIP 20-pin package		
Z8F0823SJ005SC	8 KB	1 KB	22	18	2	8	1	SOIC 28-pin package		
Z8F0823HJ005SC	8 KB	1 KB	22	18	2	8	1	SSOP 28-pin package		
Z8F0823PJ005SC	8 KB	1 KB	22	18	2	8	1	PDIP 28-pin package		
Extended Temperature: -40 °C to 105 °C										
Z8F0823PB005EC	8 KB	1 KB	6	12	2	4	1	PDIP 8-pin package		
Z8F0823QB005EC	8 KB	1 KB	6	12	2	4	1	QFN 8-pin package		
Z8F0823SB005EC	8 KB	1 KB	6	12	2	4	1	SOIC 8-pin package		
Z8F0823SH005EC	8 KB	1 KB	16	18	2	7	1	SOIC 20-pin package		
Z8F0823HH005EC	8 KB	1 KB	16	18	2	7	1	SSOP 20-pin package		
Z8F0823PH005EC	8 KB	1 KB	16	18	2	7	1	PDIP 20-pin package		
Z8F0823SJ005EC	8 KB	1 KB	22	18	2	8	1	SOIC 28-pin package		
Z8F0823HJ005EC	8 KB	1 KB	22	18	2	8	1	SSOP 28-pin package		
Z8F0823PJ005EC	8 KB	1 KB	22	18	2	8	1	PDIP 28-pin package		
Replace C with G for Lead-Free Packaging										

rt Number	łsh	Ŋ) Lines	errupts	-Bit Timers PWM	-Bit A/D Channels	RT with IrDA	scription		
Ба	Ë	22	Ñ	<u>1</u>	16 V/	10	Ď	De		
Z8 Encore! XP with 4 KB Flash										
Standard Temperature: 0 °C to 70 °C										
Z8F0413PB005SC	4 KB	1 KB	6	12	2	0	1	PDIP 8-pin package		
Z8F0413QB005SC	4 KB	1 KB	6	12	2	0	1	QFN 8-pin package		
Z8F0413SB005SC	4 KB	1 KB	6	12	2	0	1	SOIC 8-pin package		
Z8F0413SH005SC	4 KB	1 KB	16	18	2	0	1	SOIC 20-pin package		
Z8F0413HH005SC	4 KB	1 KB	16	18	2	0	1	SSOP 20-pin package		
Z8F0413PH005SC	4 KB	1 KB	16	18	2	0	1	PDIP 20-pin package		
Z8F0413SJ005SC	4 KB	1 KB	24	18	2	0	1	SOIC 28-pin package		
Z8F0413HJ005SC	4 KB	1 KB	24	18	2	0	1	SSOP 28-pin package		
Z8F0413PJ005SC	4 KB	1 KB	24	18	2	0	1	PDIP 28-pin package		
Extended Temperature: -40 °C to 105 °C										
Z8F0413PB005EC	4 KB	1 KB	6	12	2	0	1	PDIP 8-pin package		
Z8F0413QB005EC	4 KB	1 KB	6	12	2	0	1	QFN 8-pin package		
Z8F0413SB005EC	4 KB	1 KB	6	12	2	0	1	SOIC 8-pin package		
Z8F0413SH005EC	4 KB	1 KB	16	18	2	0	1	SOIC 20-pin package		
Z8F0413HH005EC	4 KB	1 KB	16	18	2	0	1	SSOP 20-pin package		
Z8F0413PH005EC	4 KB	1 KB	16	18	2	0	1	PDIP 20-pin package		
Z8F0413SJ005EC	4 KB	1 KB	24	18	2	0	1	SOIC 28-pin package		
Z8F0413HJ005EC	4 KB	1 KB	24	18	2	0	1	SSOP 28-pin package		
Z8F0413PJ005EC	4 KB	1 KB	24	18	2	0	1	PDIP 28-pin package		
Replace C with G for Lead-Free Packaging										

Т

TCM 176 TCMX 176 test complement under mask 176 test complement under mask - extended addressing 176 test under mask 176 test under mask - extended addressing 176 timer signals 9 timers 67 architecture 67 block diagram 67 CAPTURE mode 74, 75, 84, 85 CAPTURE/COMPARE mode 78, 85 COMPARE mode 76, 84 CONTINUOUS mode 69, 84 COUNTER mode 70, 71 COUNTER modes 84 GATED mode 77, 84 ONE-SHOT mode 68, 84 operating mode 68 PWM mode 72, 73, 84, 85 reading the timer count values 79 reload high and low byte registers 80 timer control register definitions 80 timer output signal operation 79 timers 0-3 control registers 82, 83 high and low byte registers 80, 81 TM 176 TMX 176 tools, hardware and software 226 transmit IrDA data 114 transmitting UART data-polled method 95 transmitting UART dat-interrupt-driven method 96 **TRAP 178**

U

UART 4 architecture 93 baud rate generator 103

control register definitions 104 controller signals 9 data format 94 interrupts 101 MULTIPROCESSOR mode 99 receiving data using interrupt-driven method 98 receiving data using the polled method 97 transmitting data using the interrupt-driven method 96 transmitting data using the polled method 95 x baud rate high and low registers 110 x control 0 and control 1 registers 107 x status 0 and status 1 registers 105, 106 **UxBRH** register 110 UxBRL register 110 UxCTL0 register 107, 110 UxCTL1 register 108 UxRXD register 105 UxSTAT0 register 105 UxSTAT1 register 106 UxTXD register 104

V

vector 173 Voltage Brownout reset (VBR) 24

W

Watchdog Timer approximate time-out delay 87 CNTL 24 control register 89, 127, 167 electrical characteristics and timing 200, 202 interrupt in normal operation 88 interrupt in STOP mode 88 refresh 88, 177 reload unlock sequence 89 reload upper, high and low registers 90 reset 25 reset in normal operation 89