



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details		
Product Status	Obsolete	
Core Processor	eZ8	
Core Size	8-Bit	
Speed	5MHz	
Connectivity	IrDA, UART/USART	
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT	
Number of I/O	16	
Program Memory Size	2KB (2K x 8)	
Program Memory Type	FLASH	
EEPROM Size	-	
RAM Size	512 x 8	
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V	
Data Converters	-	
Oscillator Type	Internal	
Operating Temperature	0°C ~ 70°C (TA)	
Mounting Type	Surface Mount	
Package / Case	20-SSOP (0.209", 5.30mm Width)	
Supplier Device Package	-	
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0213hh005sc	

Z8 Encore! XP[®] F0823 Series Product Specification

vii

Receiving Data using the Polled Method97
Receiving Data using the Interrupt-Driven Method
Clear To Send (CTS) Operation
MULTIPROCESSOR (9-Bit) Mode
External Driver Enable
UART Interrupts
UART Baud Rate Generator
UART Control Register Definitions
UART Transmit Data Register
UART Receive Data Register
UART Status 0 Register
UART Status 1 Register
UART Control 0 and Control 1 Registers
UART Address Compare Register
UART Baud Rate High and Low Byte Registers
Infrared Encoder/Decoder 113
Architecture
Operation
Transmitting IrDA Data
Receiving IrDA Data
Infrared Encoder/Decoder Control Register Definitions
Analog-to-Digital Converter 117
Architecture
Operation
Data Format
Automatic Powerdown
Single-Shot Conversion
Continuous Conversion
Interrupts
Calibration and Compensation
ADC Control Register Definitions
ADC Control Register 0
ADC Control/Status Register 1
ADC Data High Byte Register
ADC Data Low Bits Register
Comparator
Operation
Comparator Control Register Definitions
Flash Memory 129

PS024314-0308 Table of Contents

Z8 Encore! XP[®] F0823 Series Product Specification

viii

Flash Information Area	130
Operation	131
Flash Operation Timing Using the Flash Frequency Registers	133
Flash Code Protection Against External Access	
Flash Code Protection Against Accidental Program and Erasure	
Byte Programming	
Page Erase	
Mass Erase	
Flash Controller Bypass	
Flash Controller Behavior in DEBUG Mode	136
Flash Control Register Definitions	
Flash Control Register	
Flash Status Register	
Flash Page Select Register	
Flash Sector Protect Register	
Flash Frequency High and Low Byte Registers	139
Flash Option Bits	141
Operation	141
Option Bit Configuration By Reset	141
Option Bit Types	141
Reading the Flash Information Page	143
Flash Option Bit Control Register Definitions	143
Trim Bit Address Register	143
Trim Bit Data Register	144
Flash Option Bit Address Space	144
Flash Program Memory Address 0000H	144
Flash Program Memory Address 0001H	145
Trim Bit Address Space	146
Trim Bit Address 0000H—Reserved	146
Trim Bit Address 0001H—Reserved	146
Trim Bit Address 0002H	
Trim Bit Address 0003H—Reserved	147
Trim Bit Address 0004H—Reserved	147
Zilog Calibration Data	147
ADC Calibration Data	147
Serialization Data	148
Randomized Lot Identifier	149
On-Chip Debugger	151
Architecture	

PS024314-0308 Table of Contents

Stop Mode Recovery Using the External RESET Pin

When the Z8 Encore! XP F0823 Series device is in STOP mode and the external \overline{RESET} pin is driven Low, a system reset occurs. Because of a glitch filter operating on the \overline{RESET} pin, the Low pulse must be greater than the minimum width specified, or it is ignored. For more details, see Electrical Characteristics on page 193.

Reset Register Definitions

Reset Status Register

The Reset Status (RSTSTAT) register is a read-only register that indicates the source of the most recent Reset event, indicates a Stop Mode Recovery event, and indicates a Watchdog Timer time-out. Reading this register resets the upper four bits to 0.

This register shares its address with the Watchdog Timer control register, which is write-only (Table 12).

Table 12. Reset Status Register (RSTSTAT)

BITS	7	6	5	4	3	2	1	0
FIELD	POR	STOP	WDT	EXT	Reserved			
RESET	See descriptions below			0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
ADDR				FF	0H			

Reset or Stop Mode Recovery Event	POR	STOP	WDT	EXT
Power-On Reset	1	0	0	0
Reset using RESET pin assertion	0	0	0	1
Reset using WDT time-out	0	0	1	0
Reset using the OCD (OCTCTL[1] set to 1)	1	0	0	0
Reset from STOP Mode using DBG Pin driven Low	1	0	0	0
Stop Mode Recovery using GPIO pin transition	0	1	0	0
Stop Mode Recovery using WDT time-out	0	1	1	0

POR—Power-On Reset Indicator

If this bit is set to 1, a Power-On Reset event is occurred. This bit is reset to 0 if a WDT time-out or Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.

Table 15. Port Alternate Function Mapping (Non 8-Pin Parts) (Continued)

Port	Pin	Mnemonic	Alternate Function Description	Alternate Function Set Register AFS1
Port B PB0		Reserved		AFS1[0]: 0
		ANA0	ADC Analog Input	AFS1[0]: 1
	PB1	Reserved		AFS1[1]: 0
		ANA1	ADC Analog Input	AFS1[1]: 1
_	PB2	Reserved		AFS1[2]: 0
		ANA2	ADC Analog Input	AFS1[2]: 1
	PB3	CLKIN	External Clock Input	AFS1[3]: 0
		ANA3	ADC Analog Input	AFS1[3]: 1
	PB4	Reserved		AFS1[4]: 0
		ANA7	ADC Analog Input	AFS1[4]: 1
	PB5	Reserved		AFS1[5]: 0
		VREF*	ADC Voltage Reference	AFS1[5]: 1
	PB6	Reserved		AFS1[6]: 0
		Reserved		AFS1[6]: 1
	PB7	Reserved		AFS1[7]: 0
		Reserved		AFS1[7]: 1

Note: Because there are at most two choices of alternate function for any pin of Port B, the Alternate Function Set register AFS2 is implemented but not used to select the function. Also, alternate function selection as described in Port A–C Alternate Function Sub-Registers must also be enabled.

^{*} VREF is available on PB5 in 28-pin products only.

Table 33. Trap and Interrupt Vectors in Order of Priority (Continued)

Priority	Program Memory Vector Address	Interrupt or Trap Source
Lowest	0036H	Port C Pin 0, both input edges
	0038H	Reserved

Architecture

Figure 8 displays the interrupt controller block diagram.




Figure 8. Interrupt Controller Block Diagram

Operation

Master Interrupt Enable

The master interrupt enable bit (IRQE) in the Interrupt Control register globally enables and disables interrupts.

Interrupts are globally enabled by any of the following actions:

- Execution of an Enable Interrupt (EI) instruction
- Execution of an Return from Interrupt (IRET) instruction

PS024314-0308 Interrupt Controller

Interrupt Request 1 Register

The Interrupt Request 1 (IRQ1) register (Table 35) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ1 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU reads the Interrupt Request 1 register to determine if any interrupt requests are pending.

Table 35. Interrupt Request 1 Register (IRQ1)

BITS	7	6	5	4	3	2	1	0
FIELD	PA7VI	PA6CI	PA5I	PA4I	PA3I	PA2I	PA1I	PA0I
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR				FC	3H			

PA7VI—Port A7 Interrupt Request

0 = No interrupt request is pending for GPIO Port A

1 = An interrupt request from GPIO Port A

PA6CI—Port A6 or Comparator Interrupt Request

0 = No interrupt request is pending for GPIO Port A or Comparator

1 = An interrupt request from GPIO Port A or Comparator

PAxI—Port A Pin x Interrupt Request

0 = No interrupt request is pending for GPIO Port A pin x

1 = An interrupt request from GPIO Port A pin x is awaiting service

where x indicates the specific GPIO Port pin number (0-5)

Interrupt Request 2 Register

The Interrupt Request 2 (IRQ2) register (Table 36) stores interrupt requests for both vectored and polled interrupts. When a request is presented to the interrupt controller, the corresponding bit in the IRQ2 register becomes 1. If interrupts are globally enabled (vectored interrupts), the interrupt controller passes an interrupt request to the eZ8 CPU. If interrupts are globally disabled (polled interrupts), the eZ8 CPU can read the Interrupt Request 2 register to determine if any interrupt requests are pending.

PS024314-0308 Interrupt Controller

Operation

The timers are 16-bit up-counters. Minimum time-out delay is set by loading the value 0001H into the Timer Reload High and Low Byte registers and setting the prescale value to 1. Maximum time-out delay is set by loading the value 0000H into the Timer Reload High and Low Byte registers and setting the prescale value to 128. If the Timer reaches FFFFH, the timer rolls over to 0000H and continues counting.

Timer Operating Modes

The timers can be configured to operate in the following modes:

ONE-SHOT Mode

In ONE-SHOT mode, the timer counts up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the Reload value, the timer generates an interrupt and the count value in the Timer High and Low Byte registers is reset to 0001H. The timer is automatically disabled and stops counting.

Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state for one system clock cycle (from Low to High or from High to Low) upon timer Reload. If it is appropriate to have the Timer Output make a state change at a One-Shot time-out (rather than a single cycle pulse), first set the TPOL bit in the Timer Control register to the start value before enabling ONE-SHOT mode. After starting the timer, set TPOL to the opposite bit value.

Follow the steps below for configuring a timer for ONE-SHOT mode and initiating the count:

- 1. Write to the Timer Control register to:
 - Disable the timer
 - Configure the timer for ONE-SHOT mode
 - Set the prescale value
 - Set the initial output level (High or Low) if using the Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value.
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.

PS024314-0308 Timers

PWM SINGLE OUTPUT Mode

In PWM SINGLE OUTPUT mode, the timer outputs a PWM output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to the 16-bit PWM match value stored in the Timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the Timer Output toggles. The timer continues counting until it reaches the Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control register is set to 1, the Timer Output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The Timer Output signal returns to a High (1) after the timer reaches the Reload value and is reset to 0001H.

If the TPOL bit in the Timer Control register is set to 0, the Timer Output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The Timer Output signal returns to a Low (0) after the timer reaches the Reload value and is reset to 0001H.

Follow the steps below for configuring a timer for PWM Single Output mode and initiating the PWM operation:

- 1. Write to the Timer Control register to:
 - Disable the timer
 - Configure the timer for PWM mode
 - Set the prescale value
 - Set the initial logic level (High or Low) and PWM High/Low transition for the Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This only affects the first pass in PWM mode. After the first timer reset in PWM mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the Reload value (PWM period). The Reload value must be greater than the PWM value.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

 $PWM Period (s) = \frac{Reload Value \times Prescale}{System Clock Frequency (Hz)}$

PS024314-0308 Timers

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, use the ONE-SHOT mode equation to determine the first PWM time-out period. If TPOL is set to 0, the ratio of the PWM output High time to the total period is represented by the following equation:

PWM Output High Time Ratio (%) =
$$\frac{\text{Reload Value} - \text{PWM Value}}{\text{Reload Value}} \times 100$$

If TPOL is set to 1, the ratio of the PWM output High time to the total period is represented by the following equation:

PWM Output High Time Ratio (%) =
$$\frac{PWM \text{ Value}}{\text{Reload Value}} \times 100$$

PWM Dual Output Mode

In PWM DUAL OUTPUT mode, the timer outputs a PWM output signal pair (basic PWM signal and its complement) through two GPIO port pins. The timer input is the system clock. The timer first counts up to the 16-bit PWM match value stored in the Timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the Timer Output toggles. The timer continues counting until it reaches the Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control register is set to 1, the Timer Output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The Timer Output signal returns to a High (1) after the timer reaches the Reload value and is reset to 0001H.

If the TPOL bit in the Timer Control register is set to 0, the Timer Output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The Timer Output signal returns to a Low (0) after the timer reaches the Reload value and is reset to 0001H.

The timer also generates a second PWM output signal Timer Output Complement. The Timer Output Complement is the complement of the Timer Output PWM signal. A programmable deadband delay can be configured to time delay (0 to 128 system clock cycles) PWM output transitions on these two pins from a low to a high (inactive to active). This ensures a time gap between the deassertion of one PWM output to the assertion of its complement.

Follow the steps below for configuring a timer for PWM Dual Output mode and initiating the PWM operation:

- 1. Write to the Timer Control register to:
 - Disable the timer
 - Configure the timer for PWM Dual Output mode. Setting the mode also involves writing to TMODEHI bit in TxCTL1 register
 - Set the prescale value

PS024314-0308 Timers

Transmitter Interrupts

The transmitter generates a single interrupt when the Transmit Data Register Empty bit (TDRE) is set to 1. This indicates that the transmitter is ready to accept new data for transmission. The TDRE interrupt occurs after the Transmit shift register has shifted the first bit of data out. The Transmit Data register can now be written with the next character to send. This action provides 7 bit periods of latency to load the Transmit Data register before the Transmit shift register completes shifting the current character. Writing to the UART Transmit Data register clears the TDRE bit to 0.

Receiver Interrupts

The receiver generates an interrupt when any of the following occurs:

• A data byte is received and is available in the UART Receive Data register. This interrupt can be disabled independently of the other receiver interrupt sources. The received data interrupt occurs after the receive character has been received and placed in the Receive Data register. To avoid an overrun error, software must respond to this received data available condition before the next character is completely received.

Note:

In MULTIPROCESSOR mode (MPEN = 1), the receive data interrupts are dependent on the multiprocessor configuration and the most recent address byte.

- A break is received
- An overrun is detected
- A data framing error is detected

UART Overrun Errors

When an overrun error condition occurs the UART prevents overwriting of the valid data currently in the Receive Data register. The Break Detect and Overrun status bits are not displayed until after the valid data has been read.

After the valid data has been read, the UART Status 0 register is updated to indicate the overrun condition (and Break Detect, if applicable). The RDA bit is set to 1 to indicate that the Receive Data register contains a data byte. However, because the overrun error occurred, this byte cannot contain valid data and must be ignored. The BRKD bit indicates if the overrun was caused by a break condition on the line. After reading the status byte indicating an overrun error, the Receive Data register must be read again to clear the error bits is the UART Status 0 register. Updates to the Receive Data register occur only when the next data word is received

UART Data and Error Handling Procedure

Figure 15 displays the recommended procedure for use in UART receiver interrupt service routines.




Figure 15. UART Receiver Interrupt Service Routine Flow

Baud Rate Generator Interrupts

If the Baud Rate Generator (BRG) interrupt enable is set, the UART Receiver interrupt asserts when the UART Baud Rate Generator reloads. This condition allows the Baud Rate Generator to function as an additional counter if the UART functionality is not employed.

UART Baud Rate Generator

The UART Baud Rate Generator creates a lower frequency baud rate clock for data transmission. The input to the Baud Rate Generator is the system clock. The UART Baud Rate High and Low Byte registers combine to create a 16-bit baud rate divisor value

UART Receive Data Register

Data bytes received through the RXDx pin are stored in the UART Receive Data register (Table 63). The read-only UART Receive Data register shares a Register File address with the Write-only UART Transmit Data register.

Table 63. UART Receive Data Register (U0RXD)

BITS	7	6	5	4	3	2	1	0				
FIELD		RXD										
RESET	Х	Х	Х	Х	Х	Х	Х	Х				
R/W	R	R	R	R	R	R	R	R				
ADDR				F4	0H							

RXD—Receive Data

UART receiver data byte from the RXDx pin

UART Status 0 Register

The UART Status 0 and Status 1 registers (Table 64 and Table 65) identify the current UART operating configuration and status.

Table 64. UART Status 0 Register (U0STAT0)

BITS	7	6	5	4	3	2	1	0
FIELD	RDA	PE	OE	FE	BRKD	TDRE	TXE	CTS
RESET	0	0	0	0	0	1	1	Х
R/W	R	R	R	R	R	R	R	R
ADDR				F4	1H			

RDA—Receive Data Available

This bit indicates that the UART Receive Data register has received data. Reading the UART Receive Data register clears this bit.

0 = The UART Receive Data register is empty

1 = There is a byte in the UART Receive Data register

PE—Parity Error

This bit indicates that a parity error has occurred. Reading the UART Receive Data register clears this bit.

0 = No parity error has occurred

1 = A parity error has occurred

OE—Overrun Error

This bit indicates that an overrun error has occurred. An overrun occurs when new data is

Analog-to-Digital Converter

The Analog-to-Digital Converter (ADC) converts an analog input signal to its digital representation. The features of this sigma-delta ADC include:

- 10-bit resolution
- Eight single-ended analog input sources are multiplexed with general-purpose I/O ports
- Interrupt upon conversion complete
- Bandgap generated internal voltage reference generator with two selectable levels
- Factory offset and gain calibration

Architecture

Figure 19 displays the major functional blocks of the ADC. An analog multiplexer network selects the ADC input from the available analog pins, ANA0 through ANA7.

Flash Control Register Definitions

Flash Control Register

The Flash Controller must be unlocked using the Flash Control (FTCTL) register before programming or erasing the Flash memory. Writing the sequence 73H 8CH, sequentially, to the Flash Control register unlocks the Flash Controller. When the Flash Controller is unlocked, the Flash memory can be enabled for Mass Erase or Page Erase by writing the appropriate enable command to the FCTL. Page Erase applies only to the active page selected in Flash Page Select register. Mass Erase is enabled only through the On-Chip Debugger. Writing an invalid value or an invalid sequence returns the Flash Controller to its locked state. The Write-only Flash Control Register shares its Register File address with the read-only Flash Status Register.

Table 79. Flash Control Register (FCTL)

BITS	7	6	5	4	3	2	1	0				
FIELD		FCMD										
RESET	0	0	0	0	0	0	0	0				
R/W	W	W	W	W	W	W	W	W				
ADDR				FF	8H							

FCMD—Flash Command

73H = First unlock command

8CH = Second unlock command

95H = Page Erase command (must be third command in sequence to initiate Page Erase)

63H = Mass Erase command (must be third command in sequence to initiate Mass Erase)

5EH = Enable Flash Sector Protect Register Access

Flash Status Register

The Flash Status register indicates the current state of the Flash Controller. This register can be read at any time. The read-only Flash Status Register shares its Register File address with the write-only Flash Control Register.

Table 80. Flash Status Register (FSTAT)

BITS	7	6	5	4	3	2	1	0
FIELD	Rese	erved	FSTAT					
RESET	0	0	0	0	0	0	0	0
R/W	R	R	R	R	R	R	R	R
ADDR				FF	8H			

PS024314-0308 Flash Memory

```
DBG \leftarrow 05H
DBG \rightarrow OCDCTL[7:0]
```

Write Program Counter (06H)—The Write Program Counter command writes the data
that follows to the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG mode
or if the Flash Read Protect Option bit is enabled, the Program Counter (PC) values are
discarded.

```
DBG ← 06H

DBG ← ProgramCounter[15:8]

DBG ← ProgramCounter[7:0]
```

• **Read Program Counter (07H)**—The Read Program Counter command reads the value in the eZ8 CPU's Program Counter (PC). If the device is not in DEBUG mode or if the Flash Read Protect Option bit is enabled, this command returns FFFFH.

```
DBG ← 07H

DBG → ProgramCounter[15:8]

DBG → ProgramCounter[7:0]
```

• Write Register (08H)—The Write Register command writes data to the Register File. Data can be written 1–256 bytes at a time (256 bytes can be written by setting size to 0). If the device is not in DEBUG mode, the address and data values are discarded. If the Flash Read Protect Option bit is enabled, only writes to the Flash Control Registers are allowed and all other register write data values are discarded.

```
DBG ← 08H

DBG ← {4'h0,Register Address[11:8]}

DBG ← Register Address[7:0]

DBG ← Size[7:0]

DBG ← 1-256 data bytes
```

• Read Register (09H)—The Read Register command reads data from the Register File. Data can be read 1–256 bytes at a time (256 bytes can be read by setting size to 0). If the device is not in DEBUG mode or if the Flash Read Protect Option bit is enabled, this command returns FFH for all the data values.

```
DBG \leftarrow 09H
DBG \leftarrow {4'h0,Register Address[11:8]
DBG \leftarrow Register Address[7:0]
DBG \leftarrow Size[7:0]
DBG \rightarrow 1-256 data bytes
```

• Write Program Memory (0AH)—The Write Program Memory command writes data to Program Memory. This command is equivalent to the LDC and LDCI instructions. Data can be written 1–65536 bytes at a time (65536 bytes can be written by setting size to 0). The on-chip Flash Controller must be written to and unlocked for the programming operation to occur. If the Flash Controller is not unlocked, the data is discarded. If the device

PS024314-0308 On-Chip Debugger

Table 115. eZ8 CPU Instruction Summary (Continued)

Assembly	Symbolic Operation	Address Mode		- Opcode(s)	Flags						- Fetch	Instr.
Mnemonic		dst	src	(Hex)	С	Z	s	٧	D	Н	Cycles	
RR dst		R		E0	*	*	*	*	_	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0	IR		E1	_						2	3
RRC dst		R		C0	*	*	*	*	_	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		C1	_						2	3
SBC dst, src	dst ← dst – src - C	r	r	32	*	*	*	*	1	*	2	3
		r	lr	33							2	4
		R	R	34	_						3	3
		R	IR	35	_						3	4
		R	IM	36							3	3
		IR	IM	37	_						3	4
SBCX dst, src	dst ← dst – src - C	ER	ER	38	*	*	*	*	1	*	4	3
		ER	IM	39	_						4	3
SCF	C ← 1			DF	1	_	-	-	_	_	1	2
SRA dst		R		D0	*	*	*	0	_	_	2	2
	D7 D6 D5 D4 D3 D2 D1 D0 C	IR		D1							2	3
SRL dst	0 - ▶ D7D6D5D4D3D2D1D0 ▶ C	R		1F C0	*	*	0	*	_	_	3	2
	dst	IR		1F C1							3	3
SRP src	RP ← src		IM	01	-	-	-	-	-	-	2	2
STOP	STOP Mode			6F	_	_	-	_	_	_	1	2
SUB dst, src	$dst \leftarrow dst - src$	r	r	22	*	*	*	*	1	*	2	3
		r	lr	23	_						2	4
		R	R	24	='						3	3
		R	IR	25	_						3	4
		R	IM	26	_						3	3
		IR	IM	27	_						3	4
Flags Notation:	* = Value is a function of the contract of the contrac	ne resu	It of the o	peration.			eset et to		0			

PS024314-0308 eZ8 CPU Instruction Set

Table 123. Flash Memory Electrical Characteristics and Timing

	V_{DD} = 2.7 V to 3.6 V T_A = -40 °C to +105 °C (unless otherwise stated)						
Parameter	Minimum	inimum Typical		Units	Notes		
Flash Byte Read Time	100	_	_	ns			
Flash Byte Program Time	20	_	40	μs			
Flash Page Erase Time	10	_	_	ms			
Flash Mass Erase Time	200	_	_	ms			
Writes to Single Address Before Next Erase	_	_	2				
Flash Row Program Time	-	-	8	ms	Cumulative program time for single row cannot exceed limit before next erase. This parameter is only an issue when bypassing the Flash Controller.		
Data Retention	100	_	_	years	25 °C		
Endurance	10,000	_	_	cycles	Program/erase cycles		

Table 124. Watchdog Timer Electrical Characteristics and Timing

		$T_A = -$	= 2.7 V to 40 °C to + otherwise	105 °C			
Symbol	Parameter	Minimum Typical Maximum U		Units	Conditions		
F _{WDT}	WDT Oscillator Frequency		10		kHz		
F _{WDT}	WDT Oscillator Error			<u>+</u> 50	%		
T _{WDTCAL}	WDT Calibrated Timeout	0.98	1	1.02	S	V _{DD} = 3.3 V; T _A = 30 °C	
		0.70	1	1.30	S	V _{DD} = 2.7 V to 3.6 V T _A = 0 °C to 70 °C	
		0.50	1	1.50	S	V _{DD} = 2.7 V to 3.6 V T _A = -40 °C to +105 °C	

PS024314-0308 Electrical Characteristics

Packaging

Figure 34 displays the 8-pin Plastic Dual Inline Package (PDIP) available for the Z8 Encore! XP^{\circledR} F0823 Series devices.




Figure 34. 8-Pin Plastic Dual Inline Package (PDIP)

PS024314-0308 Packaging

Ordering Information

Part Number	Flash	RAM	/O Lines	nterrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description	
Z8 Encore! XP with 8								<u>a</u>	
Standard Temperature		*	Allalog	J-10-D	igital C	Olive	erter		
Z8F0823PB005SC	8 KB	1 KB	6	12	2	4	1	PDIP 8-pin package	
Z8F0823QB005SC	8 KB	1 KB	6	12	2	4	1	QFN 8-pin package	
Z8F0823SB005SC	8 KB	1 KB	6	12	2	4	1		
Z8F0823SH005SC	8 KB	1 KB	16	18	2	7	1	SOIC 8-pin package SOIC 20-pin package	
Z8F0823HH005SC									
	8 KB	1 KB	16	18	2	7	1	SSOP 20-pin package	
Z8F0823PH005SC	8 KB	1 KB	16	18	2	7	1	PDIP 20-pin package	
Z8F0823SJ005SC	8 KB	1 KB	22	18	2	8	1	SOIC 28-pin package	
Z8F0823HJ005SC	8 KB	1 KB	22	18	2	8	1	SSOP 28-pin package	
Z8F0823PJ005SC	8 KB	1 KB	22	18	2	8	1	PDIP 28-pin package	
Extended Temperature: -40 °C to 105 °C									
Z8F0823PB005EC	8 KB	1 KB	6	12	2	4	1	PDIP 8-pin package	
Z8F0823QB005EC	8 KB	1 KB	6	12	2	4	1	QFN 8-pin package	
Z8F0823SB005EC	8 KB	1 KB	6	12	2	4	1	SOIC 8-pin package	
Z8F0823SH005EC	8 KB	1 KB	16	18	2	7	1	SOIC 20-pin package	
Z8F0823HH005EC	8 KB	1 KB	16	18	2	7	1	SSOP 20-pin package	
Z8F0823PH005EC	8 KB	1 KB	16	18	2	7	1	PDIP 20-pin package	
Z8F0823SJ005EC	8 KB	1 KB	22	18	2	8	1	SOIC 28-pin package	
Z8F0823HJ005EC	8 KB	1 KB	22	18	2	8	1	SSOP 28-pin package	
Z8F0823PJ005EC	8 KB	1 KB	22	18	2	8	1	PDIP 28-pin package	
Replace C with G for Lead-Free Packaging									
-									

PS024314-0308 Ordering Information

Part Number	Flash	RAM	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description		
Z8 Encore! XP with 4	KB Flash	, 10-Bit <i>i</i>	Analog	j-to-D	igital C	onve	rter			
Standard Temperature: 0 °C to 70 °C										
Z8F0423PB005SC	4 KB	1 KB	6	12	2	4	1	PDIP 8-pin package		
Z8F0423QB005SC	4 KB	1 KB	6	12	2	4	1	QFN 8-pin package		
Z8F0423SB005SC	4 KB	1 KB	6	12	2	4	1	SOIC 8-pin package		
Z8F0423SH005SC	4 KB	1 KB	16	18	2	7	1	SOIC 20-pin package		
Z8F0423HH005SC	4 KB	1 KB	16	18	2	7	1	SSOP 20-pin package		
Z8F0423PH005SC	4 KB	1 KB	16	18	2	7	1	PDIP 20-pin package		
Z8F0423SJ005SC	4 KB	1 KB	22	18	2	8	1	SOIC 28-pin package		
Z8F0423HJ005SC	4 KB	1 KB	22	18	2	8	1	SSOP 28-pin package		
Z8F0423PJ005SC	4 KB	1 KB	22	18	2	8	1	PDIP 28-pin package		
Extended Temperatu	re: -40 °C	to 105 °	C							
Z8F0423PB005EC	4 KB	1 KB	6	12	2	4	1	PDIP 8-pin package		
Z8F0423QB005EC	4 KB	1 KB	6	12	2	4	1	QFN 8-pin package		
Z8F0423SB005EC	4 KB	1 KB	6	12	2	4	1	SOIC 8-pin package		
Z8F0423SH005EC	4 KB	1 KB	16	18	2	7	1	SOIC 20-pin package		
Z8F0423HH005EC	4 KB	1 KB	16	18	2	7	1	SSOP 20-pin package		
Z8F0423PH005EC	4 KB	1 KB	16	18	2	7	1	PDIP 20-pin package		
Z8F0423SJ005EC	4 KB	1 KB	22	18	2	8	1	SOIC 28-pin package		
Z8F0423HJ005EC	4 KB	1 KB	22	18	2	8	1	SSOP 28-pin package		
Z8F0423PJ005EC	4 KB	1 KB	22	18	2	8	1	PDIP 28-pin package		
Replace C with G for Lead-Free Packaging										

PS024314-0308 Ordering Information