

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	5MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	6
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0423sb005ec

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Program Memory Address (Hex)	Function
0002–0003	Reset Vector
0004–0005	WDT Interrupt Vector
0006–0007	Illegal Instruction Trap
0008–0037	Interrupt Vectors*
0038–003D	Oscillator Fail Traps*
003E-03FF	Program Memory
ee Table 33 on page 54 for a list of the in	terrupt vectors and traps.

Table 6. Z8 Encore! XP F0823 Series Program Memory Maps (Continued)

Data Memory

Z8 Encore! XP[®] F0823 Series does not use the eZ8 CPU's 64 KB Data Memory address space.

Flash Information Area

Table 7 lists the Z8 Encore! XP F0823 Series Flash Information Area. This 128 B Information Area is accessed by setting bit 7 of the Flash Page Select Register to 1. When access is enabled, the Flash Information Area is mapped into the Program Memory and overlays the 128 bytes at addresses FE00H to FF7FH. When the Information Area access is enabled, all reads from these Program Memory addresses return the Information Area data rather than the Program Memory data. Access to the Flash Information Area is read-only.

Program Memory Address (Hex)	Function
FE00–FE3F	Zilog Option Bits.
FE40–FE53	Part Number. 20-character ASCII alphanumeric code Left justified and filled with FH.
FE54–FE5F	Reserved.
FE60–FE7F	Zilog Calibration Data.
FE80–FFFF	Reserved.

Table 7. Z8 Encore! XP F0823 Series Flash Memory Information Area Map

	Reset Characteristics and Latency					
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)			
System Reset	Reset (as applicable)	Reset	66 Internal Precision Oscillator Cycles			
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	66 Internal Precision Oscillator Cycles + IPO startup time			

Table 9. Reset and Stop Mode Recovery Characteristics and Latency

During a System Reset or Stop Mode Recovery, the IPO requires 4 µs to start up. Then the Z8 Encore! XP F0823 Series device is held in Reset for 66 cycles of the Internal Precision Oscillator. If the crystal oscillator is enabled in the Flash option bits, this reset period is increased to 5000 IPO cycles. When a reset occurs because of a low voltage condition or Power-On Reset, this delay is measured from the time that the supply voltage first exceeds the POR level. If the external pin reset remains asserted at the end of the reset period, the device remains in reset until the pin is deasserted.

At the beginning of Reset, all GPIO pins are configured as inputs with pull-up resistor disabled.

During Reset, the eZ8 CPU and on-chip peripherals are idle; however, the on-chip crystal oscillator and Watchdog Timer oscillator continue to run.

Upon Reset, control registers within the Register File that have a defined Reset value are loaded with their reset values. Other control registers (including the Stack Pointer, Register Pointer, and Flags) and general-purpose RAM are undefined following Reset. The eZ8 CPU fetches the Reset vector at Program Memory addresses 0002H and 0003H and loads that value into the Program Counter. Program execution begins at the Reset vector address.

When the control registers are re-initialized by a system reset, the system clock after reset is always the IPO. The software must reconfigure the oscillator control block, such that the correct system clock source is enabled and selected.

Reset Sources

Table 10 lists the possible sources of a System Reset.

STOP—Stop Mode Recovery Indicator

If this bit is set to 1, a Stop Mode Recovery is occurred. If the STOP and WDT bits are both set to 1, the Stop Mode Recovery occurred because of a WDT time-out. If the STOP bit is 1 and the WDT bit is 0, the Stop Mode Recovery was not caused by a WDT time-out. This bit is reset by a POR or a WDT time-out that occurred while not in STOP mode. Reading this register also resets this bit.

WDT-Watchdog Timer time-out Indicator

If this bit is set to 1, a WDT time-out occurred. A POR resets this pin. A Stop Mode Recovery from a change in an input pin also resets this bit. Reading this register resets this bit. This read must occur before clearing the WDT interrupt.

EXT-External Reset Indicator

If this bit is set to 1, a Reset initiated by the external $\overline{\text{RESET}}$ pin occurred. A Power-On Reset or a Stop Mode Recovery from a change in an input pin resets this bit. Reading this register resets this bit.

Reserved-0 when read

Low-Power Modes

Z8 Encore! XP[®] F0823 Series products contain power-saving features. The highest level of power reduction is provided by the STOP mode, in which nearly all device functions are powered down. The next lower level of power reduction is provided by the HALT mode, in which the CPU is powered down.

Further power savings can be implemented by disabling individual peripheral blocks while in ACTIVE mode (defined as being in neither STOP nor HALT mode).

STOP Mode

Executing the eZ8 CPU's Stop instruction places the device into STOP mode, powering down all peripherals except the Voltage Brownout detector, and the Watchdog Timer. These two blocks may also be disabled for additional power savings. In STOP mode, the operating characteristics are:

- Primary crystal oscillator and internal precision oscillator are stopped; XIN and XOUT (if previously enabled) are disabled, and PA0/PA1 revert to the states programmed by the GPIO registers.
- System clock is stopped.
- eZ8 CPU is stopped.
- Program counter (PC) stops incrementing.
- Watchdog Timer's internal RC oscillator continues to operate if enabled by the Oscillator Control Register.
- If enabled, the Watchdog Timer logic continues to operate.
- If enabled for operation in STOP mode by the associated Flash Option Bit, the Voltage Brownout protection circuit continues to operate.
- All other on-chip peripherals are idle.

To minimize current in STOP mode, all GPIO pins that are configured as digital inputs must be driven to one of the supply rails (V_{CC} or GND). Additionally, any GPIOs configured as outputs must also be driven to one of the supply rails. The device can be brought out of STOP mode using Stop Mode Recovery. For more information on Stop Mode Recovery, see Reset and Stop Mode Recovery on page 21.

Caution:

To avoid missing interrupts, use the following coding style to clear bits in the Interrupt Request 0 register:

Good coding style that avoids lost interrupt requests: ANDX IRQ0, MASK

Software Interrupt Assertion

Program code generates interrupts directly. Writing a 1 to the correct bit in the Interrupt Request register triggers an interrupt (assuming that interrupt is enabled). When the interrupt request is acknowledged by the eZ8 CPU, the bit in the Interrupt Request register is automatically cleared to 0.

Caution: The following coding style used to generate software interrupts by setting bits in the Interrupt Request registers is not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.

Poor coding style that can result in lost interrupt requests: LDX r0, IRQ0 OR r0, MASK LDX IRQ0, r0

Caution: To avoid missing interrupts, use the following coding style to set bits in the Interrupt Request registers:

Good coding style that avoids lost interrupt requests: ORX IRQ0, MASK

Watchdog Timer Interrupt Assertion

The Watchdog Timer interrupt behavior is different from interrupts generated by other sources. The Watchdog Timer continues to assert an interrupt as long as the timeout condition continues. As it operates on a different (and usually slower) clock domain than the rest of the device, the Watchdog Timer continues to assert this interrupt for many system clocks until the counter rolls over.

Caution: To avoid re-triggerings of the Watchdog Timer interrupt after exiting the associated interrupt service routine, it is recommended that the service routine continues to read from the RSTSTAT register until the WDT bit is cleared as given in the following coding sample:

> CLEARWDT: LDX r0, RSTSTAT ; read reset status register to clear wdt bit BTJNZ 5, r0, CLEARWDT ; loop until bit is cleared

COMPARATOR COUNTER Mode

In COMPARATOR COUNTER mode, the timer counts input transitions from the analog comparator output. The TPOL bit in the Timer Control Register selects whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER mode, the prescaler is disabled.

Caution: *The frequency of the comparator output signal must not exceed one-fourth the system clock frequency.*

After reaching the Reload value stored in the Timer Reload High and Low Byte registers, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer Reload.

Follow the steps below for configuring a timer for COMPARATOR COUNTER mode and initiating the count:

- 1. Write to the Timer Control register to:
 - Disable the timer.
 - Configure the timer for COMPARATOR COUNTER mode.
 - Select either the rising edge or falling edge of the comparator output signal for the count. This also sets the initial logic level (High or Low) for the Timer Output alternate function. However, the Timer Output function is not required to be enabled.
- 2. Write to the Timer High and Low Byte registers to set the starting count value. This action only affects the first pass in COMPARATOR COUNTER mode. After the first timer Reload in COMPARATOR COUNTER mode, counting always begins at the reset value of 0001H. Generally, in COMPARATOR COUNTER mode the Timer High and Low Byte registers must be written with the value 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
- 4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- 6. Write to the Timer Control register to enable the timer.

In COMPARATOR COUNTER mode, the number of comparator output transitions since the timer start is given by the following equation:

Comparator Output Transitions = Current Count Value – Start Value

Timer Control Register Definitions

Timer 0–1 High and Low Byte Registers

The Timer 0–1 High and Low Byte (TxH and TxL) registers (Table 49 and Table 50) contain the current 16-bit timer count value. When the timer is enabled, a read from TxH causes the value in TxL to be stored in a temporary holding register. A read from TxL always returns this temporary register when the timers are enabled. When the timer is disabled, reads from the TxL reads the register directly.

Writing to the Timer High and Low Byte registers while the timer is enabled is not recommended. There are no temporary holding registers available for write operations, so simultaneous 16-bit writes are not possible. If either the Timer High or Low Byte registers are written during counting, the 8-bit written value is placed in the counter (High or Low Byte) at the next clock edge. The counter continues counting from the new value.

BITS	7	6	5	4	3	2	1	0
FIELD	TH							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	F00H, F08H							

Table 49. Timer 0–1 High Byte Register (TxH)

Table 50. Timer 0–1 Low Byte Register (TxL)

BITS	7	6	5	4	3	2	1	0
FIELD	TL							
RESET	0	0	0	0	0	0	0	1
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	F01H, F09H							

TH and TL—Timer High and Low Bytes

These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value

Timer Reload High and Low Byte Registers

The Timer 0–1 Reload High and Low Byte (TxRH and TxRL) registers (Table 51 and Table 52) store a 16-bit Reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte register are stored in a temporary holding register. When a write to the Timer Reload Low Byte register occurs, the temporary holding register value is written to the Timer High Byte register. This operation allows simultaneous updates of the 16-bit Timer Reload value.

Z8 Encore! XP[®] F0823 Series Product Specification

118




Figure 19. Analog-to-Digital Converter Block Diagram

Operation

Data Format

The output of the ADC is an 11-bit, signed, two's complement digital value. The output generally ranges from 0 to +1023, but offset errors can cause small negative values.

The ADC registers return 13 bits of data, but the two LSBs are intended for compensation use only. When the compensation routine is performed on the 13 bit raw ADC value, two

- 5. When the conversion is complete, the ADC control logic performs the following operations:
 - 11-bit two's-complement result written to {ADCD_H[7:0], ADCD_L[7:5]}.
 - CEN resets to 0 to indicate the conversion is complete.
- 6. If the ADC remains idle for 160 consecutive system clock cycles, it is automatically powered-down.

Continuous Conversion

When configured for continuous conversion, the ADC continuously performs an analogto-digital conversion on the selected analog input. Each new data value over-writes the previous value stored in the ADC Data registers. An interrupt is generated after each conversion.

Caution: In CONTINUOUS mode, ADC updates are limited by the input signal bandwidth of the ADC and the latency of the ADC and its digital filter. Step changes at the input are not detected at the next output from the ADC. The response of the ADC (in all modes) is limited by the input signal bandwidth and the latency.

Follow the steps below for setting up the ADC and initiating continuous conversion:

- 1. Enable the acceptable analog input by configuring the general-purpose I/O pins for alternate function. This action disables the digital input and output driver.
- 2. Write the ADC Control/Status Register 1 to configure the ADC:
 - Write the REFSELH bit of the pair {REFSELH, REFSELL} to select the internal voltage reference level or to disable the internal reference. The REFSELH bit is contained in the ADC Control/Status Register 1.
- 3. Write to the ADC Control Register 0 to configure the ADC for continuous conversion. The bit fields in the ADC Control register can be written simultaneously:
 - Write to the ANAIN[3:0] field to select from the available analog input sources (different input pins available depending on the device).
 - Set CONT to 1 to select continuous conversion.
 - If the internal VREF must be output to a pin, set the REFEXT bit to 1. The internal voltage reference must be enabled in this case.
 - Write the REFSELL bit of the pair {REFSELH, REFSELL} to select the internal voltage reference level or to disable the internal reference. The REFSELL bit is contained in ADC Control Register 0.
 - Set CEN to 1 to start the conversions.

configurations. The information contained here is lost when page 0 of the Program Memory is erased.

Trim Option Bits

The trim option bits are contained in the information page of the Flash memory. These bits are factory programmed values required to optimize the operation of onboard analog circuitry and cannot be permanently altered. Program Memory may be erased without endangering these values. It is possible to alter working values of these bits by accessing the Trim Bit Address and Data Registers, but these working values are lost after a power loss or any other reset event.

There are 32 bytes of trim data. To modify one of these values the user code must first write a value between 00H and 1FH into the Trim Bit Address Register. The next write to the Trim Bit Data register changes the working value of the target trim data byte.

Reading the trim data requires the user code to write a value between 00H and 1FH into the Trim Bit Address Register. The next read from the Trim Bit Data register returns the working value of the target trim data byte.

The trim address range is from information address 20-3F only. The remainder of the information page is not accessible through the trim bit address and data registers.

Calibration Option Bits

The calibration option bits are also contained in the information page. These bits are factory programmed values intended for use in software correcting the device's analog performance. To read these values, the user code must employ the LDC instruction to access the information area of the address space as defined in Flash Information Area on page 15

Serialization Bits

As an optional feature, Zilog[®] is able to provide factory-programmed serialization. For serialized products, the individual devices are programmed with unique serial numbers. These serial numbers are binary values, four bytes in length. The numbers increase in size with each device, but gaps in the serial sequence may exist.

These serial numbers are stored in the Flash information page (for more details, see Reading the Flash Information Page on page 143 and Serialization Data on page 148) and are unaffected by mass erasure of the device's Flash memory.

Randomized Lot Identification Bits

As an optional feature, Zilog is able to provide a factory-programmed random lot identifier. With this feature, all devices in a given production lot are programmed with the same random number. This random number is uniquely regenerated for each successive production lot and is not likely to be repeated.

Note:

Watchdog Timer can only be disabled by a Reset or Stop Mode Recovery. This setting is the default for unprogrammed (erased) Flash.

Reserved—R/W bits must be 1 during writes; 1 when read.

VBO AO-Voltage Brownout Protection Always ON

0 = Voltage Brownout Protection can be disabled in STOP mode to reduce total power consumption. For the block to be disabled, the power control register bit must also be written (see Power Control Register 0 on page 32).

1 = Voltage Brownout Protection is always enabled including during STOP mode. This setting is the default for unprogrammed (erased) Flash.

FRP—Flash Read Protect

0 = User program code is inaccessible. Limited control features are available through the On-Chip Debugger.

1 = User program code is accessible. All On-Chip Debugger commands are enabled. This setting is the default for unprogrammed (erased) Flash.

Reserved-Must be 1

FWP—Flash Write Protect

This Option Bit provides Flash Program Memory protection:

0 = Programming and erasure disabled for all of Flash Program Memory. Programming, Page Erase, and Mass Erase through User Code is disabled. Mass Erase is available using the On-Chip Debugger.

1 = Programming, Page Erase, and Mass Erase are enabled for all of Flash program memory.

Flash Program Memory Address 0001H

Table 88. Flash Options Bits at Program Memory Address 0001H

BITS	7	6	5	4	3	2	1	0
FIELD		Reserved		XTLDIS		Rese	erved	
RESET	U	U	U	U	U	U	U	U
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	Program Memory 0001H							
Note: =	Note: II = I Inchanged by Reset R/W = Read/Write							

Note: U = Unchanged by Reset. R/W = Read/Write.

Reserved—R/W must be 1 during writes; 1 when read

XTLDIS—State of Crystal Oscillator at Reset

150

Info Page Address	Memory Address	Usage
5C	FE5C	Randomized Lot ID Byte 23
5D	FE5D	Randomized Lot ID Byte 22
5E	FE5E	Randomized Lot ID Byte 21
5F	FE5F	Randomized Lot ID Byte 20
61	FE61	Randomized Lot ID Byte 19
62	FE62	Randomized Lot ID Byte 18
64	FE64	Randomized Lot ID Byte 17
65	FE65	Randomized Lot ID Byte 16
67	FE67	Randomized Lot ID Byte 15
68	FE68	Randomized Lot ID Byte 14
6A	FE6A	Randomized Lot ID Byte 13
6B	FE6B	Randomized Lot ID Byte 12
6D	FE6D	Randomized Lot ID Byte 11
6E	FE6E	Randomized Lot ID Byte 10
70	FE70	Randomized Lot ID Byte 9
71	FE71	Randomized Lot ID Byte 8
73	FE73	Randomized Lot ID Byte 7
74	FE74	Randomized Lot ID Byte 6
76	FE76	Randomized Lot ID Byte 5
77	FE77	Randomized Lot ID Byte 4
79	FE79	Randomized Lot ID Byte 3
7A	FE7A	Randomized Lot ID Byte 2
7C	FE7C	Randomized Lot ID Byte 1
7D	FE7D	Randomized Lot ID Byte 0 (least significant)

Table 97. Randomized Lot ID Locations (Continued)

Debug Command	Command Byte	Enabled when NOT in DEBUG mode?	Disabled by Flash Read Protect Option Bit
Stuff Instruction	11H	-	Disabled.
Execute Instruction	12H	-	Disabled.
Reserved	13H–FFH	_	_

In the following list of OCD Commands, data and commands sent from the host to the OCD are identified by 'DBG \leftarrow Command/Data'. Data sent from the OCD back to the host is identified by 'DBG \rightarrow Data'.

• **Read OCD Revision (00H)**—The Read OCD Revision command determines the version of the OCD. If OCD commands are added, removed, or changed, this revision number changes.

```
DBG \leftarrow 00H
DBG \rightarrow OCDRev[15:8] (Major revision number)
DBG \rightarrow OCDRev[7:0] (Minor revision number)
```

 Read OCD Status Register (02H)—The Read OCD Status register command reads the OCDSTAT register.

```
DBG \leftarrow 02H
DBG \rightarrow OCDSTAT[7:0]
```

 Read Runtime Counter (03H)—The Runtime Counter counts system clock cycles in between breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the Write Memory, Read Memory, Write Register, Read Register, Read Memory CRC, Step Instruction, Stuff Instruction, and Execute Instruction commands.

```
DBG \leftarrow 03H
DBG \rightarrow RuntimeCounter[15:8]
DBG \rightarrow RuntimeCounter[7:0]
```

• Write OCD Control Register (04H)—The Write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash Read Protect Option Bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0 and the only method of returning the device to normal operating mode is to reset the device.

```
DBG \leftarrow 04H
DBG \leftarrow OCDCTL[7:0]
```

• **Read OCD Control Register (05H)**—The Read OCD Control Register command reads the value of the OCDCTL register.

Oscillator Control

Z8 Encore! XP[®] F0823 Series devices uses three possible clocking schemes, each user-selectable:

- On-chip precision trimmed RC oscillator
- External clock drive
- On-chip low power Watchdog Timer oscillator

In addition, Z8 Encore! XP F0823 Series devices contain clock failure detection and recovery circuitry, allowing continued operation despite a failure of the primary oscillator.

Operation

This chapter discusses the logic used to select the system clock and handle primary oscillator failures. A description of the specific operation of each oscillator is outlined elsewhere in this document.

System Clock Selection

The oscillator control block selects from the available clocks. Table 101 details each clock source and its usage.

Clock Source	Characteristics	Required Setup
Internal Precision RC Oscillator	 32.8 kHz or 5.53 MHz ± 4% accuracy when trimmed No external components required 	Unlock and write Oscillator Control Register (OSCCTL) to enable and select oscillator at either 5.53 MHz or 32.8 kHz
External Clock Drive	 0 to 20 MHz Accuracy dependent on external clock source 	 Write GPIO registers to configure PB3 pin for external clock function Unlock and write OSCCTL to select external system clock Apply external clock signal to GPIO
Internal Watchdog Timer Oscillator	 10 kHz nominal ± 40% accuracy; no external components required Very Low power consumption 	 Enable WDT if not enabled and wait until WDT Oscillator is operating. Unlock and write Oscillator Control Register (OSCCTL) to enable and select oscillator

Table 101. Oscillator Configuration and Selection

Assembly Language Syntax

For proper instruction execution, eZ8 CPU assembly language syntax requires that the operands be written as 'destination, source'. After assembly, the object code usually has the operands in the order 'source, destination', but ordering is opcode-dependent. The following instruction examples illustrate the format of some basic assembly instructions and the resulting object code produced by the assembler. You must follow this binary format if you prefer manual program coding or intend to implement your own assembler.

Example 1

If the contents of Registers 43H and 08H are added and the result is stored in 43H, the assembly syntax and resulting object code is:

Table 103. Assembly Language Syntax Example 1

Assembly Language Code	ADD	43H,	08H	(ADD dst, s	rc)
Object Code	04	08	43	(OPC src, da	st)

Example 2

In general, when an instruction format requires an 8-bit register address, that address can specify any register location in the range 0–255 or, using Escaped Mode Addressing, a Working Register R0–R15. If the contents of Register 43H and Working Register R8 are added and the result is stored in 43H, the assembly syntax and resulting object code is:

Table 104. Assembly Language Syntax Example 2

Assembly Language Code	ADD	43н,	R8	(ADD dst, src)
Object Code	04	E8	43	(OPC src, dst)

See the device-specific Product Specification to determine the exact register file range available. The register file size varies, depending on the device type.

eZ8 CPU Instruction Notation

In the eZ8 CPU Instruction Summary and Description sections, the operands, condition codes, status flags, and address modes are represented by a notational shorthand that is described in Table 105.

Assembly Mnemonic	Symbolic Operation	Addre	ss Mode	e – Opcode(s) (Hex)	Fla	gs			- Fetch	Instr.		
		dst	src		С	Ζ	S	v	D	Н	Cycles Cyc	
RR dst		R		E0	*	*	*	*	_	-	2	2
	► D7 D6 D5 D4 D3 D2 D1 D0 ► C	IR		E1	_						2	3
RRC dst		R		C0	*	*	*	*	_	-	2	2
	► <u>D7D6D5D4D3D2D1D0</u> ► C dst	IR		C1	_						2	3
SBC dst, src	$dst \gets dst - src - C$	r	r	32	*	*	*	*	1	*	2	3
		r	lr	33	_						2	4
		R	R	34	_						3	3
		R	IR	35	_						3	4
		R	IM	36	_						3	3
		IR	IM	37	_						3	4
SBCX dst, src	$dst \gets dst - src - C$	ER	ER	38	*	*	*	*	1	*	4	3
		ER	IM	39	_						4	3
SCF	C ← 1			DF	1	-	_	_	_	-	1	2
SRA dst	* *	R		D0	*	*	*	0	_	-	2	2
	D7D6D5D4D3D2D1D0 ► C dst	IR		D1							2	3
SRL dst	0 - D7 D6 D5 D4 D3 D2 D1 D0 - C	R		1F C0	*	*	0	*	_	-	3	2
	dst	IR		1F C1							3	3
SRP src	$RP \leftarrow src$		IM	01	-	_	_	_	_	-	2	2
STOP	STOP Mode			6F	_	_	_	_	_	_	1	2
SUB dst, src	$dst \gets dst - src$	r	r	22	*	*	*	*	1	*	2	3
		r	lr	23	-						2	4
		R	R	24	-						3	3
		R	IR	25	_						3	4
		R	IM	26	-						3	3
		IR	IM	27	-						3	4
Flags Notation:	* = Value is a function of th – = Unaffected X = Undefined	ne resu	It of the o	peration.			ese et to		0			

Table 115. eZ8 CPU Instruction Summary (Continued)

mber			S	ts	imers	10-Bit A/D Channels	UART with IrDA	tion			
Part Number	Flash	RAM	I/O Lines	Interrupts	16-Bit Timers w/PWM	10-Bit A	UART w	Description			
Z8 Encore! XP with 2	KB Flash	, 10-Bit A	Analog	g-to-D	igital C	onve	erter				
Standard Temperature: 0 °C to 70 °C											
Z8F0223PB005SC	2 KB	512 B	6	12	2	4	1	PDIP 8-pin package			
Z8F0223QB005SC	2 KB	512 B	6	12	2	4	1	QFN 8-pin package			
Z8F0223SB005SC	2 KB	512 B	6	12	2	4	1	SOIC 8-pin package			
Z8F0223SH005SC	2 KB	512 B	16	18	2	7	1	SOIC 20-pin package			
Z8F0223HH005SC	2 KB	512 B	16	18	2	7	1	SSOP 20-pin package			
Z8F0223PH005SC	2 KB	512 B	16	18	2	7	1	PDIP 20-pin package			
Z8F0223SJ005SC	2 KB	512 B	22	18	2	8	1	SOIC 28-pin package			
Z8F0223HJ005SC	2 KB	512 B	22	18	2	8	1	SSOP 28-pin package			
Z8F0223PJ005SC	2 KB	512 B	22	18	2	8	1	PDIP 28-pin package			
Extended Temperatur	'e: -40 °C	to 105 °C)								
Z8F0223PB005EC	2 KB	512 B	6	12	2	4	1	PDIP 8-pin package			
Z8F0223QB005EC	2 KB	512 B	6	12	2	4	1	QFN 8-pin package			
Z8F0223SB005EC	2 KB	512 B	6	12	2	4	1	SOIC 8-pin package			
Z8F0223SH005EC	2 KB	512 B	16	18	2	7	1	SOIC 20-pin package			
Z8F0223HH005EC	2 KB	512 B	16	18	2	7	1	SSOP 20-pin package			
Z8F0223PH005EC	2 KB	512 B	16	18	2	7	1	PDIP 20-pin package			
Z8F0223SJ005EC	2 KB	512 B	22	18	2	8	1	SOIC 28-pin package			
Z8F0223HJ005EC	2 KB	512 B	22	18	2	8	1	SSOP 28-pin package			
Z8F0223PJ005EC	2 KB	512 B	22	18	2	8	1	PDIP 28-pin package			
Replace C with G for Lea	d-Free Pac	kaging									

Part Number	E		/O Lines	nterrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description			
Part	Flash	RAM	ĬÕ L	Inter	16-Bit T w/PWM	10-B	UAR	Desc			
Z8 Encore! XP with 1		, 10-Bit A	Analog	j-to-D	igital C	onve	erter				
Standard Temperature: 0 °C to 70 °C											
Z8F0123PB005SC	1 KB	256 B	6	12	2	4	1	PDIP 8-pin package			
Z8F0123QB005SC	1 KB	256 B	6	12	2	4	1	QFN 8-pin package			
Z8F0123SB005SC	1 KB	256 B	6	12	2	4	1	SOIC 8-pin package			
Z8F0123SH005SC	1 KB	256 B	16	18	2	7	1	SOIC 20-pin package			
Z8F0123HH005SC	1 KB	256 B	16	18	2	7	1	SSOP 20-pin package			
Z8F0123PH005SC	1 KB	256 B	16	18	2	7	1	PDIP 20-pin package			
Z8F0123SJ005SC	1 KB	256 B	22	18	2	8	1	SOIC 28-pin package			
Z8F0123HJ005SC	1 KB	256 B	22	18	2	8	1	SSOP 28-pin package			
Z8F0123PJ005SC	1 KB	256 B	22	18	2	8	1	PDIP 28-pin package			
Extended Temperatur	re: -40 °C	to 105 °C	;								
Z8F0123PB005EC	1 KB	256 B	6	12	2	4	1	PDIP 8-pin package			
Z8F0123QB005EC	1 KB	256 B	6	12	2	4	1	QFN 8-pin package			
Z8F0123SB005EC	1 KB	256 B	6	12	2	4	1	SOIC 8-pin package			
Z8F0123SH005EC	1 KB	256 B	16	18	2	7	1	SOIC 20-pin package			
Z8F0123HH005EC	1 KB	256 B	16	18	2	7	1	SSOP 20-pin package			
Z8F0123PH005EC	1 KB	256 B	16	18	2	7	1	PDIP 20-pin package			
Z8F0123SJ005EC	1 KB	256 B	22	18	2	8	1	SOIC 28-pin package			
Z8F0123HJ005EC	1 KB	256 B	22	18	2	8	1	SSOP 28-pin package			
Z8F0123PJ005EC	1 KB	256 B	22	18	2	8	1	PDIP 28-pin package			
Replace C with G for Lea	d-Free Pac	kaging									

Part Number			Sel	lpts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description
Part N	Flash	RAM	I/O Lines	Interrupts	16-Bit T w/PWM	10-Bit	UART	Descr
Z8 Encore! XP with 1	KB Flash							
Standard Temperatur	e: 0 °C to	70 °C						
Z8F0113PB005SC	1 KB	256 B	6	12	2	0	1	PDIP 8-pin package
Z8F0113QB005SC	1 KB	256 B	6	12	2	0	1	QFN 8-pin package
Z8F0113SB005SC	1 KB	256 B	6	12	2	0	1	SOIC 8-pin package
Z8F0113SH005SC	1 KB	256 B	16	18	2	0	1	SOIC 20-pin package
Z8F0113HH005SC	1 KB	256 B	16	18	2	0	1	SSOP 20-pin package
Z8F0113PH005SC	1 KB	256 B	16	18	2	0	1	PDIP 20-pin package
Z8F0113SJ005SC	1 KB	256 B	24	18	2	0	1	SOIC 28-pin package
Z8F0113HJ005SC	1 KB	256 B	24	18	2	0	1	SSOP 28-pin package
Z8F0113PJ005SC	1 KB	256 B	24	18	2	0	1	PDIP 28-pin package
Extended Temperatu	re: -40 °C	to 105 °C)					
Z8F0113PB005EC	1 KB	256 B	6	12	2	0	1	PDIP 8-pin package
Z8F0113QB005EC	1 KB	256 B	6	12	2	0	1	QFN 8-pin package
Z8F0113SB005EC	1 KB	256 B	6	12	2	0	1	SOIC 8-pin package
Z8F0113SH005EC	1 KB	256 B	16	18	2	0	1	SOIC 20-pin package
Z8F0113HH005EC	1 KB	256 B	16	18	2	0	1	SSOP 20-pin package
Z8F0113PH005EC	1 KB	256 B	16	18	2	0	1	PDIP 20-pin package
Z8F0113SJ005EC	1 KB	256 B	24	18	2	0	1	SOIC 28-pin package
Z8F0113HJ005EC	1 KB	256 B	24	18	2	0	1	SSOP 28-pin package
Z8F0113PJ005EC	1 KB	256 B	24	18	2	0	1	PDIP 28-pin package
Replace C with G for Lea	ad-Free Pac	kaging						

Jaquing Trad Z8 Encore! XP [®] F0823 S	Flash	W W W W W W W W W W W W W W W W W W W	t I/O Lines	∓ Interrupts	16-Bit Timers w/PWM	10-Bit A/D Channels	UART with IrDA	Description		
Z8F08A28100KITG		Z8 Encore! XP F082A Series Development Kit (20- and 28-Pin)								
Z8F04A28100KITG		Z8 Encore! XP F042A Series Development Kit (20- and 28-Pin)								
Z8F04A08100KITG		Z8 Encore! XP F042A Series Development Kit (8-Pin)								
ZUSBSC00100ZACG		USB Smart Cable Accessory Kit								
ZUSBOPTSC01ZACG		Opto-Isolated USB Smart Cable Accessory Kit								
ZENETSC0100ZACG		Ethernet Smart Cable Accessory Kit								