



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

| Product Status             | Obsolete  |
|----------------------------|---|
| Core Processor             | eZ8   |
| Core Size                  | 8-Bit   |
| Speed                      | 5MHz  |
| Connectivity               | IrDA, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, LED, POR, PWM, WDT                |
| Number of I/O              | 24  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |
| Data Converters            | -   |
| Oscillator Type            | Internal  |
| Operating Temperature      | -40°C ~ 105°C (TA)  |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.600", 15.24mm)                                  |
| Supplier Device Package    | -   |
| Purchase URL               | https://www.e-xfl.com/product-detail/zilog/z8f0813pj005ec |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

| On-Chip Debugger Initiated Reset                    | 26         |
|---|------------|
| Stop Mode Recovery                                  | 26         |
| Stop Mode Recovery Using Watchdog Timer Time-Out    | 27         |
| Stop Mode Recovery Using a GPIO Port Pin Transition | 27         |
| Stop Mode Recovery Using the External RESET Pin     | 28         |
| Reset Register Definitions                          | 28         |
| Low-Power Modes                                     | 31         |
| STOP Mode   | 31         |
| HALT Mode   | 32         |
| Peripheral-Level Power Control                      | 32         |
| Power Control Register Definitions                  | 32         |
| General-Purpose Input/Output                        | 35         |
| GPIO Port Availability By Device                    | 35         |
|   | 36         |
| GPIO Alternate Functions                            | 36         |
|   | 37         |
| Shared Reset Pin                                    | 37         |
| Shared Debug Pin                                    | 37         |
| Crystal Oscillator Override                         | 38         |
| 5 V Tolerance                                       | 38         |
| External Clock Setup                                | 38         |
|   | <u>4</u> 3 |
| CPIO Control Pegister Definitions                   |            |
| Port A_C Address Registers                          | 43         |
| Port A–C Control Registers                          | 44         |
| Port A–C Data Direction Sub-Registers               | 45         |
| Port A–C Alternate Function Sub-Registers           | 45         |
| Port A–C Input Data Registers                       | 49         |
| Port A–C Output Data Register                       | 50         |
|   | 50         |
|   | 51         |
|   | 51         |
| Interrupt Controller                                | 53         |
| Interrupt Vector Listing                            | 53         |
| Architecture  | 55         |
| Operation   | 55         |
| Master Interrupt Enable                             | 55         |

## **Internal Precision Oscillator**

The internal precision oscillator (IPO) is a trimmable clock source that requires no external components.

## 10-Bit Analog-to-Digital Converter

The optional analog-to-digital converter (ADC) converts an analog input signal to a 10-bit binary number. The ADC accepts inputs from eight different analog input pins in both single-ended and differential modes.

## **Analog Comparator**

The analog comparator compares the signal at an input pin with either an internal programmable voltage reference or a second input pin. The comparator output can be used to drive either an output pin or to generate an interrupt.

## **Universal Asynchronous Receiver/Transmitter**

The UART is full-duplex and capable of handling asynchronous data transfers. The UART supports 8- and 9-bit data modes and selectable parity. The UART also supports multi-drop address processing in hardware. The UART baud rate generator can be configured and used as a basic 16-bit timer.

## Timers

Two enhanced 16-bit reloadable timers can be used for timing/counting events or for motor control operations. These timers provide a 16-bit programmable reload counter and operate in ONE-SHOT, CONTINUOUS, GATED, CAPTURE, CAPTURE RESTART, COMPARE, CAPTURE AND COMPARE, PWM SINGLE OUTPUT, and PWM DUAL OUTPUT modes.

## Interrupt Controller

Z8 Encore! XP<sup>®</sup> F0823 Series products support up to 20 interrupts. These interrupts consist of eight internal peripheral interrupts and 12 general-purpose I/O pin interrupt sources. The interrupts have three levels of programmable interrupt priority.

| al Conditions                             |
|---|
| dolov boging offer supply veltage execute |

| Table 10 | Reset Sources | and Resulting | Reset Type |
|----------|---------------|---------------|------------|
|          |               | and Resulting |            |

| Operating Mode       | Reset Source                                      | Special Conditions   |  |  |
|----------------------|---|--|--|--|
| NORMAL or HALT modes | Power-On Reset/Voltage<br>Brownout                | Reset delay begins after supply voltage exceeds POR level.   |  |  |
|                      | Watchdog Timer time-out when configured for Reset | None.  |  |  |
|                      | RESET pin assertion                               | All reset pulses less than three system clocks in width are ignored.   |  |  |
|                      | OCD initiated Reset<br>(OCDCTL[0] set to 1)       | System Reset, except the OCD is unaffected by the reset.   |  |  |
| STOP mode            | Power-On Reset/Voltage<br>Brownout                | Reset delay begins after supply voltage exceeds POR level.   |  |  |
|                      | RESET pin assertion                               | All reset pulses less than the specified analog delay are ignored. See Electrical Characteristics on page 193. |  |  |
|                      | DBG pin driven Low                                | None.  |  |  |

#### **Power-On Reset**

Each device in the Z8 Encore! XP F0823 Series contains an internal POR circuit. The POR circuit monitors the supply voltage and holds the device in the Reset state until the supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold ( $V_{POR}$ ), the device is held in the Reset state until the POR Counter has timed out. If the crystal oscillator is enabled by the option bits, this time-out is longer.

After the Z8 Encore! XP F0823 Series device exits the POR state, the eZ8 CPU fetches the Reset vector. Following the POR, the POR status bit in Watchdog Timer Control (WDTCTL) register is set to 1.

Figure 5 displays POR operation. For the POR threshold voltage ( $V_{POR}$ ), see Electrical Characteristics on page 193.

| Port   | Pin | Mnemonic    | Alternate Function Description          | Alternate Function<br>Set Register AFS1 |
|--------|-----|-------------|---|---|
| Port A | PA0 | T0IN/T0OUT* | Timer 0 Input/Timer 0 Output Complement | N/A                                     |
|        |     | Reserved    |   | -                                       |
|        | PA1 | TOOUT       | Timer 0 Output                          | -                                       |
|        |     | Reserved    |   | -                                       |
|        | PA2 | DE0         | UART 0 Driver Enable                    | -                                       |
|        |     | Reserved    |   | -                                       |
|        | PA3 | CTS0        | UART 0 Clear to Send                    | -                                       |
|        |     | Reserved    |   | -                                       |
|        | PA4 | RXD0/IRRX0  | UART 0 / IrDA 0 Receive Data            | -                                       |
|        |     | Reserved    |   | -                                       |
|        | PA5 | TXD0/IRTX0  | UART 0 / IrDA 0 Transmit Data           | -                                       |
|        |     | Reserved    |   | -                                       |
|        | PA6 | T1IN/T1OUT* | Timer 1 Input/Timer 1 Output Complement | -                                       |
|        |     | Reserved    |   |   |
|        | PA7 | T1OUT       | Timer 1 Output                          | -                                       |
|        |     | Reserved    |   | -                                       |

#### Table 15. Port Alternate Function Mapping (Non 8-Pin Parts)

**Note:** Because there is only a single alternate function for each Port A pin, the Alternate Function Set registers are not implemented for Port A. Enabling alternate function selections as described in Port A–C Alternate Function Sub-Registers automatically enables the associated alternate function.

\* Whether PA0/PA6 take on the timer input or timer output complement function depends on the timer configuration as described in Timer Pin Signal Operation on page 79.

| Port   | Pin | Mnemonic          | Alternate Function<br>Description | Alternate<br>Function Select<br>Register AFS1 | Alternate<br>Function<br>Select<br>Register<br>AFS2 |
|--------|-----|-------------------|-----------------------------------|---|---|
| Port A | PA0 | TOIN              | Timer 0 Input                     | AFS1[0]: 0                                    | AFS2[0]: 0  |
| Port A |     | Reserved          |                                   | AFS1[0]: 0                                    | AFS2[0]: 1  |
|        |     | Reserved          |                                   | AFS1[0]: 1                                    | AFS2[0]: 0  |
|        |     | TOOUT             | Timer 0 Output Complement         | AFS1[0]: 1                                    | AFS2[0]: 1  |
|        | PA1 | TOOUT             | Timer 0 Output                    | AFS1[1]: 0                                    | AFS2[1]: 0  |
|        |     | Reserved          |                                   | AFS1[1]: 0                                    | AFS2[1]: 1  |
|        |     | CLKIN             | External Clock Input              | AFS1[1]: 1                                    | AFS2[1]: 0  |
|        |     | Analog Functions* | ADC Analog Input/VREF             | AFS1[1]: 1                                    | AFS2[1]: 1  |
|        | PA2 | DE0               | UART 0 Driver Enable              | AFS1[2]: 0                                    | AFS2[2]: 0  |
|        |     | RESET             | External Reset                    | AFS1[2]: 0                                    | AFS2[2]: 1  |
|        |     | T1OUT             | Timer 1 Output                    | AFS1[2]: 1                                    | AFS2[2]: 0  |
|        | _   | Reserved          |                                   | AFS1[2]: 1                                    | AFS2[2]: 1  |
|        | PA3 | CTS0              | UART 0 Clear to Send              | AFS1[3]: 0                                    | AFS2[3]: 0  |
|        |     | COUT              | Comparator Output                 | AFS1[3]: 0                                    | AFS2[3]: 1  |
|        |     | T1IN              | Timer 1 Input                     | AFS1[3]: 1                                    | AFS2[3]: 0  |
|        | _   | Analog Functions* | ADC Analog Input                  | AFS1[3]: 1                                    | AFS2[3]: 1  |
|        | PA4 | RXD0              | UART 0 Receive Data               | AFS1[4]: 0                                    | AFS2[4]: 0  |
|        |     | Reserved          |                                   | AFS1[4]: 0                                    | AFS2[4]: 1  |
|        |     | Reserved          |                                   | AFS1[4]: 1                                    | AFS2[4]: 0  |
|        |     | Analog Functions* | ADC/Comparator Input (N)          | AFS1[4]: 1                                    | AFS2[4]: 1  |
|        | PA5 | TXD0              | UART 0 Transmit Data              | AFS1[5]: 0                                    | AFS2[5]: 0  |
|        |     | T10UT             | Timer 1 Output Complement         | AFS1[5]: 0                                    | AFS2[5]: 1  |
|        |     | Reserved          |                                   | AFS1[5]: 1                                    | AFS2[5]: 0  |
|        |     | Analog Functions* | ADC/Comparator Input (P)          | AFS1[5]: 1                                    | AFS2[5]: 1  |

#### Table 16. Port Alternate Function Mapping (8-Pin Parts)

**Note:** \* Analog Functions include ADC inputs, ADC reference and comparator inputs. Also, alternate function selection as described in Port A–C Alternate Function Sub-Registers must be enabled.

\_

6. Write to the Timer Control register to enable the timer and initiate counting.

In ONE-SHOT mode, the system clock always provides the timer input. The timer period is given by the following equation:

 $ONE-SHOT Mode Time-Out Period (s) = \frac{(Reload Value - Start Value) \times Prescale}{System Clock Frequency (Hz)}$ 

#### **CONTINUOUS Mode**

In CONTINUOUS mode, the timer counts up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. The timer input is the system clock. Upon reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer Reload.

Follow the steps below to configure a timer for CONTINUOUS mode and to initiate the count:

- 1. Write to the Timer Control register to:
  - Disable the timer
  - Configure the timer for CONTINUOUS mode
  - Set the prescale value
  - If using the Timer Output alternate function, set the initial output level (High or Low)
- 2. Write to the Timer High and Low Byte registers to set the starting count value (usually 0001H). This action only affects the first pass in CONTINUOUS mode. After the first timer Reload in CONTINUOUS mode, counting always begins at the reset value of 0001H.
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
- 4. Enable the timer interrupt (if appropriate) and set the timer interrupt priority by writing to the relevant interrupt registers.
- 5. Configure the associated GPIO port pin (if using the Timer Output function) for the Timer Output alternate function.
- 6. Write to the Timer Control register to enable the timer and initiate counting.

In CONTINUOUS mode, the system clock always provides the timer input. The timer period is given by the following equation:

CONTINUOUS Mode Time-Out Period (s) =  $\frac{\text{Reload Value} \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$ 

If an initial starting value other than 0001H is loaded into the Timer High and Low Byte registers, use the ONE-SHOT mode equation to determine the first time-out period.

#### **PWM SINGLE OUTPUT Mode**

In PWM SINGLE OUTPUT mode, the timer outputs a PWM output signal through a GPIO port pin. The timer input is the system clock. The timer first counts up to the 16-bit PWM match value stored in the Timer PWM High and Low Byte registers. When the timer count value matches the PWM value, the Timer Output toggles. The timer continues counting until it reaches the Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes.

If the TPOL bit in the Timer Control register is set to 1, the Timer Output signal begins as a High (1) and transitions to a Low (0) when the timer value matches the PWM value. The Timer Output signal returns to a High (1) after the timer reaches the Reload value and is reset to 0001H.

If the TPOL bit in the Timer Control register is set to 0, the Timer Output signal begins as a Low (0) and transitions to a High (1) when the timer value matches the PWM value. The Timer Output signal returns to a Low (0) after the timer reaches the Reload value and is reset to 0001H.

Follow the steps below for configuring a timer for PWM Single Output mode and initiating the PWM operation:

- 1. Write to the Timer Control register to:
  - Disable the timer
  - Configure the timer for PWM mode
  - Set the prescale value
  - Set the initial logic level (High or Low) and PWM High/Low transition for the Timer Output alternate function
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H). This only affects the first pass in PWM mode. After the first timer reset in PWM mode, counting always begins at the reset value of 0001H.
- 3. Write to the PWM High and Low Byte registers to set the PWM value.
- 4. Write to the Timer Reload High and Low Byte registers to set the Reload value (PWM period). The Reload value must be greater than the PWM value.
- 5. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- 6. Configure the associated GPIO port pin for the Timer Output alternate function.
- 7. Write to the Timer Control register to enable the timer and initiate counting.

The PWM period is represented by the following equation:

 $PWM Period (s) = \frac{Reload Value \times Prescale}{System Clock Frequency (Hz)}$ 

of the Timer Input signal. When the Capture event occurs, an interrupt is generated and the timer continues counting. The INPCAP bit in TxCTL1 register is set to indicate the timer interrupt is because of an input capture event.

The timer continues counting up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt and continues counting. The INPCAP bit in TxCTL1 register clears indicating the timer interrupt is not because of an input capture event.

Follow the steps below for configuring a timer for CAPTURE mode and initiating the count:

- 1. Write to the Timer Control register to:
  - Disable the timer
  - Configure the timer for CAPTURE mode
  - Set the prescale value
  - Set the Capture edge (rising or falling) for the Timer Input
- 2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).
- 3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
- 4. Clear the Timer PWM High and Low Byte registers to 0000H. Clearing these registers allows the software to determine if interrupts were generated by either a Capture or a Reload event. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt was generated by a Reload.
- 5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input Capture and Reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the Reload event by setting TICONFIG field of the TxCTL1 register.
- 6. Configure the associated GPIO port pin for the Timer Input alternate function.
- 7. Write to the Timer Control register to enable the timer and initiate counting.

In CAPTURE mode, the elapsed time from timer start to Capture event can be calculated using the following equation:

Capture Elapsed Time (s) =  $\frac{(Capture Value - Start Value) \times Prescale}{System Clock Frequency (Hz)}$ 

#### **CAPTURE RESTART Mode**

In CAPTURE RESTART mode, the current timer count value is recorded when the acceptable external Timer Input transition occurs. The Capture count value is written to the Timer PWM High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the Timer Control register determines if the Capture occurs on a rising edge or a falling edge of the Timer Input signal. When the Capture event occurs, an interrupt is

| BITS  | 7   | 6    | 5   | 4     | 3    | 2   | 1   | 0   |  |
|-------|-----|------|-----|-------|------|-----|-----|-----|--|
| FIELD |     | PWML |     |       |      |     |     |     |  |
| RESET | 0   | 0    | 0   | 0     | 0    | 0   | 0   | 0   |  |
| R/W   | R/W | R/W  | R/W | R/W   | R/W  | R/W | R/W | R/W |  |
| ADDR  |     |      |     | F05H, | F0DH |     |     |     |  |

#### Table 54. Timer 0–1 PWM Low Byte Register (TxPWML)

PWMH and PWML—Pulse-Width Modulator High and Low Bytes These two bytes, {PWMH[7:0], PWML[7:0]}, form a 16-bit value that is compared to the current 16-bit timer count. When a match occurs, the PWM output changes state. The PWM output value is set by the TPOL bit in the Timer Control Register (TxCTL1) register.

The TxPWMH and TxPWML registers also store the 16-bit captured timer value when operating in CAPTURE or CAPTURE/COMPARE modes.

### **Timer 0–1 Control Registers**

#### Time 0–1 Control Register 0

The Timer Control Register 0 (TxCTL0) and Timer Control Register 1 (TxCTL1) determine the timer operating mode. It also includes a programmable PWM deadband delay, two bits to configure timer interrupt definition, and a status bit to identify if the most recent timer interrupt is caused by an input Capture event.

Table 55. Timer 0–1 Control Register 0 (TxCTL0)

| BITS  | 7       | 6    | 5    | 4             | 3    | 2   | 1      | 0   |
|-------|---------|------|------|---------------|------|-----|--------|-----|
| FIELD | TMODEHI | TICO | NFIG | Reserved PWMD |      |     | INPCAP |     |
| RESET | 0       | 0    | 0    | 0             | 0    | 0   | 0      | 0   |
| R/W   | R/W     | R/W  | R/W  | R/W           | R/W  | R/W | R/W    | R/W |
| ADDR  |         |      |      | F06H,         | F0EH |     |        |     |

#### TMODEHI—Timer Mode High Bit

This bit along with the TMODE field in TxCTL1 register determines the operating mode of the timer. This is the most-significant bit of the Timer mode selection value. See the TxCTL1 register description for more details.

TICONFIG—Timer Interrupt Configuration

This field configures timer interrupt definition.

(BRG[15:0]) that sets the data transmission rate (baud rate) of the UART. The UART data rate is calculated using the following equation:

UART Data Rate (bits/s) =  $\frac{\text{System Clock Frequency (Hz)}}{16 \times \text{UART Baud Rate Divisor Value}}$ 

When the UART is disabled, the Baud Rate Generator functions as a basic 16-bit timer with interrupt on time-out. Follow the steps below to configure the Baud Rate Generator as a timer with interrupt on time-out:

- 1. Disable the UART by clearing the REN and TEN bits in the UART Control 0 register to 0.
- 2. Load the acceptable 16-bit count value into the UART Baud Rate High and Low Byte registers.
- 3. Enable the Baud Rate Generator timer function and associated interrupt by setting the BIRQ bit in the UART Control 1 register to 1.

When configured as a general purpose timer, the interrupt interval is calculated using the following equation:

Interrupt Interval (s) = System Clock Period (s)  $\times$  BRG[15:0]

# **UART Control Register Definitions**

The UART control registers support the UART and the associated Infrared Encoder/ Decoders. For more information on the infrared operation, see Infrared Encoder/Decoder on page 113.

## **UART Transmit Data Register**

Data bytes written to the UART Transmit Data register (Table 62) are shifted out on the TXDx pin. The Write-only UART Transmit Data register shares a Register File address with the read-only UART Receive Data register.

Table 62. UART Transmit Data Register (U0TXD)

| BITS  | 7 | 6   | 5 | 4  | 3  | 2 | 1 | 0 |  |  |
|-------|---|-----|---|----|----|---|---|---|--|--|
| FIELD |   | TXD |   |    |    |   |   |   |  |  |
| RESET | Х | Х   | Х | Х  | Х  | Х | Х | Х |  |  |
| R/W   | W | W   | W | W  | W  | W | W | W |  |  |
| ADDR  |   |     |   | F4 | 0H |   |   |   |  |  |

TXD—Transmit Data

UART transmitter data byte to be shifted out through the TXDx pin.

## Z8 Encore! XP<sup>®</sup> F0823 Series Product Specification

value 63H to the Flash Control register initiates the Mass Erase operation. While the Flash Controller executes the Mass Erase operation, the eZ8 CPU idles but the system clock and on-chip peripherals continue to operate. Using the On-Chip Debugger, poll the Flash Status register to determine when the Mass Erase operation is complete. When the Mass Erase is complete, the Flash Controller returns to its locked state.

#### **Flash Controller Bypass**

The Flash Controller can be bypassed and the control signals for the Flash memory brought out to the GPIO pins. Bypassing the Flash Controller allows faster Row Programming algorithms by controlling the Flash programming signals directly.

Row programing is recommended for gang programming applications and large volume customers who do not require in-circuit initial programming of the Flash memory. Page Erase operations are also supported when the Flash Controller is bypassed.

For more information on bypassing the Flash Controller, refer to *Third-Party Flash Pro*gramming Support for Z8 Encore! (AN0117) available for download at <u>www.zilog.com</u>.

#### Flash Controller Behavior in DEBUG Mode

The following changes in behavior of the Flash Controller occur when the Flash Controller is accessed using the On-Chip Debugger:

- The Flash Write Protect option bit is ignored
- The Flash Sector Protect register is ignored for programming and erase operations
- Programming operations are not limited to the page selected in the Page Select register
- Bits in the Flash Sector Protect register can be written to one or zero
- The second write of the Page Select register to unlock the Flash Controller is not necessary
- The Page Select register can be written when the Flash Controller is unlocked
- The Mass Erase command is enabled through the Flash Control register
- **Caution:** For security reasons, Flash controller allows only a single page to be opened for write/ erase. When writing multiple Flash pages, the Flash controller must go through the unlock sequence again to select another page.

## Trim Bit Data Register

The Trim Bid Data (TRMDR) register contains the read or write data for access to the trim option bits.

Table 86. Trim Bit Data Register (TRMDR)

| BITS  | 7                     | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------|-----------------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRMDR - Trim Bit Data |     |     |     |     |     |     |     |
| RESET | 0                     | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W   | R/W                   | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR  |                       |     |     | FF  | 7H  |     |     |     |

# **Flash Option Bit Address Space**

The first two bytes of Flash program memory at addresses 0000H and 0001H are reserved for the user-programmable Flash option bits.

## Flash Program Memory Address 0000H

 Table 87. Flash Option Bits at Program Memory Address 0000H

| BITS      | 7           | 6                    | 5            | 4   | 3      | 2   | 1        | 0   |  |  |
|-----------|-------------|----------------------|--------------|-----|--------|-----|----------|-----|--|--|
| FIELD     | WDT_RES     | WDT_AO               | Reserved     |     | VBO_AO | FRP | Reserved | FWP |  |  |
| RESET     | U           | U                    | U            | U   | U      | U   | U        | U   |  |  |
| R/W       | R/W         | R/W                  | R/W          | R/W | R/W    | R/W | R/W      | R/W |  |  |
| ADDR      |             | Program Memory 0000H |              |     |        |     |          |     |  |  |
| Note: U = | Unchanged b | y Reset. R/W         | = Read/Write | ).  |        |     |          |     |  |  |

WDT RES—Watchdog Timer Reset

0 = Watchdog Timer time-out generates an interrupt request. Interrupts must be globally enabled for the eZ8 CPU to acknowledge the interrupt request.

1 = Watchdog Timer time-out causes a system reset. This setting is the default for unprogrammed (erased) Flash.

WDT\_AO—Watchdog Timer Always ON

0 = Watchdog Timer is automatically enabled upon application of system power. Watchdog Timer can not be disabled.

1 = Watchdog Timer is enabled upon execution of the WDT instruction. Once enabled, the

• **Read Program Memory CRC (0EH)**—The Read Program Memory Cyclic Redundancy Check (CRC) command computes and returns the CRC of Program Memory using the 16-bit CRC-CCITT polynomial. If the device is not in DEBUG mode, this command returns FFFFH for the CRC value. Unlike most other OCD Read commands, there is a delay from issuing of the command until the OCD returns the data. The OCD reads the Program Memory, calculates the CRC value, and returns the result. The delay is a function of the Program Memory size and is approximately equal to the system clock period multiplied by the number of bytes in the Program Memory.

```
DBG \leftarrow 0EH
DBG \rightarrow CRC[15:8]
DBG \rightarrow CRC[7:0]
```

• Step Instruction (10H)—The Step Instruction command steps one assembly instruction at the current Program Counter (PC) location. If the device is not in DEBUG mode or the Flash Read Protect Option bit is enabled, the OCD ignores this command.

DBG  $\leftarrow$  10H

• Stuff Instruction (11H)—The Stuff Instruction command steps one assembly instruction and allows specification of the first byte of the instruction. The remaining 0-4 bytes of the instruction are read from Program Memory. This command is useful for stepping over instructions where the first byte of the instruction has been overwritten by a Breakpoint. If the device is not in DEBUG mode or the Flash Read Protect Option bit is enabled, the OCD ignores this command.

```
DBG \leftarrow 11H
DBG \leftarrow opcode[7:0]
```

• Execute Instruction (12H)—The Execute Instruction command allows sending an entire instruction to be executed to the eZ8 CPU. This command can also step over breakpoints. The number of bytes to send for the instruction depends on the opcode. If the device is not in DEBUG mode or the Flash Read Protect Option bit is enabled, this command reads and discards one byte.

```
DBG \leftarrow 12H
DBG \leftarrow 1-5 byte opcode
```

# **On-Chip Debugger Control Register Definitions**

## **OCD Control Register**

The OCD Control register controls the state of the OCD. This register is used to enter or exit DEBUG mode and to enable the BRK instruction. It also resets Z8 Encore!  $XP^{\mbox{\ensuremath{\mathbb{R}}}}$  F0823 Series device.

# eZ8 CPU Instruction Set

# **Assembly Language Programming Introduction**

The eZ8 CPU assembly language provides a means for writing an application program without concern for actual memory addresses or machine instruction formats. A program written in assembly language is called a source program. Assembly language allows the use of symbolic addresses to identify memory locations. It also allows mnemonic codes (opcodes and operands) to represent the instructions themselves. The opcodes identify the instruction while the operands represent memory locations, registers, or immediate data values.

Each assembly language program consists of a series of symbolic commands called statements. Each statement can contain labels, operations, operands, and comments.

Labels are assigned to a particular instruction step in a source program. The label identifies that step in the program as an entry point for use by other instructions.

The assembly language also includes assembler directives that supplement the machine instruction. The assembler directives, or pseudo-ops, are not translated into a machine instruction. Rather, the pseudo-ops are interpreted as directives that control or assist the assembly process.

The source program is processed (assembled) by the assembler to obtain a machine language program called the object code. The object code is executed by the eZ8 CPU. An example segment of an assembly language program is detailed in the following example.

#### Assembly Language Source Program Example

| JP START      | ; Everything after the semicolon is a comment.  |
|---------------|---|
| START:        | ; A label called 'START'. The first instruction (JP START) in this ; example causes program execution to jump to the point within the ; program where the START label occurs.   |
| LD R4, R7     | ; A Load (LD) instruction with two operands. The first operand,<br>; Working Register R4, is the destination. The second operand,<br>; Working Register R7, is the source. The contents of R7 is<br>; written into R4.  |
| LD 234H, #%01 | ; Another Load (LD) instruction with two operands.<br>; The first operand, Extended Mode Register Address 234H,<br>; identifies the destination. The second operand, Immediate Data<br>; value 01H, is the source. The value 01H is written into the<br>; Register at address 234H. |

| Table 108. | Bit Mani | pulation | Instructions |
|------------|----------|----------|--------------|
|            |          |          |              |

| Mnemonic | Operands    | Instruction  |
|----------|-------------|--|
| BCLR     | bit, dst    | Bit Clear  |
| BIT      | p, bit, dst | Bit Set or Clear                                     |
| BSET     | bit, dst    | Bit Set  |
| BSWAP    | dst         | Bit Swap   |
| CCF      | _           | Complement Carry Flag                                |
| RCF      | _           | Reset Carry Flag                                     |
| SCF      | _           | Set Carry Flag                                       |
| ТСМ      | dst, src    | Test Complement Under Mask                           |
| TCMX     | dst, src    | Test Complement Under Mask using Extended Addressing |
| ТМ       | dst, src    | Test Under Mask                                      |
| TMX      | dst, src    | Test Under Mask using Extended Addressing            |

Table 109. Block Transfer Instructions

| Mnemonic | Operands | Instruction   |
|----------|----------|---|
| LDCI     | dst, src | Load Constant to/from Program Memory and Auto-Increment Addresses   |
| LDEI     | dst, src | Load External Data to/from Data Memory and Auto-Increment Addresses |

### Table 110. CPU Control Instructions

| Mnemonic | Operands | Instruction           |
|----------|----------|-----------------------|
| ATM      | —        | Atomic Execution      |
| CCF      | —        | Complement Carry Flag |
| DI       | —        | Disable Interrupts    |
| EI       | —        | Enable Interrupts     |
| HALT     | —        | HALT Mode             |
| NOP      | —        | No Operation          |
| RCF      |          | Reset Carry Flag      |





| Table 127. GFIO FOIL IIIpul Tilling | Table | 127. | <b>GPIO</b> | Port | Input | Timing |
|-------------------------------------|-------|------|-------------|------|-------|--------|
|-------------------------------------|-------|------|-------------|------|-------|--------|

|                     |  |         | y (ns)  |
|---------------------|--|---------|---------|
| Parameter           | Abbreviation   | Minimum | Maximum |
| T <sub>S_PORT</sub> | Port Input Transition to XIN Rise Setup Time (Not pictured)  | 5       | _       |
| T <sub>H_PORT</sub> | XIN Rise to Port Input Transition Hold Time (Not pictured)   | 0       | _       |
| T <sub>SMR</sub>    | GPIO Port Pin Pulse Width to ensure Stop Mode Recovery (for GPIO Port Pins enabled as SMR sources) | 1 μs    |         |



#### 205

## **On-Chip Debugger Timing**

Figure 31 and Table 129 provide timing information for the DBG pin. The DBG pin timing specifications assume a 4 ns maximum rise and fall time.



|                |                                  | Dela    | y (ns)  |
|----------------|----------------------------------|---------|---------|
| Parameter      | Abbreviation                     | Minimum | Maximum |
| DBG            |                                  |         |         |
| T <sub>1</sub> | XIN Rise to DBG Valid Delay      | _       | 15      |
| T <sub>2</sub> | XIN Rise to DBG Output Hold Time | 2       | _       |
| T <sub>3</sub> | DBG to XIN Rise Input Setup Time | 5       | -       |
| T <sub>4</sub> | DBG to XIN Rise Input Hold Time  | 5       | -       |

### Table 129. On-Chip Debugger Timing

| Part Number   | Flash      | RAM       | I/O Lines | Interrupts | 16-Bit Timers<br>w/PWM | 10-Bit A/D Channels | UART with IrDA | Description         |
|---|------------|-----------|-----------|------------|------------------------|---------------------|----------------|---------------------|
| Z8 Encore! XP with 1 KB Flash, 10-Bit Analog-to-Digital Converter |            |           |           |            |                        |                     |                |                     |
| Standard Temperatur   | e: 0 °C to | 70 °C     |           |            |                        |                     |                |                     |
| Z8F0123PB005SC  | 1 KB       | 256 B     | 6         | 12         | 2                      | 4                   | 1              | PDIP 8-pin package  |
| Z8F0123QB005SC  | 1 KB       | 256 B     | 6         | 12         | 2                      | 4                   | 1              | QFN 8-pin package   |
| Z8F0123SB005SC  | 1 KB       | 256 B     | 6         | 12         | 2                      | 4                   | 1              | SOIC 8-pin package  |
| Z8F0123SH005SC  | 1 KB       | 256 B     | 16        | 18         | 2                      | 7                   | 1              | SOIC 20-pin package |
| Z8F0123HH005SC  | 1 KB       | 256 B     | 16        | 18         | 2                      | 7                   | 1              | SSOP 20-pin package |
| Z8F0123PH005SC  | 1 KB       | 256 B     | 16        | 18         | 2                      | 7                   | 1              | PDIP 20-pin package |
| Z8F0123SJ005SC  | 1 KB       | 256 B     | 22        | 18         | 2                      | 8                   | 1              | SOIC 28-pin package |
| Z8F0123HJ005SC  | 1 KB       | 256 B     | 22        | 18         | 2                      | 8                   | 1              | SSOP 28-pin package |
| Z8F0123PJ005SC  | 1 KB       | 256 B     | 22        | 18         | 2                      | 8                   | 1              | PDIP 28-pin package |
| Extended Temperatur   | re: -40 °C | to 105 °C | )         |            |                        |                     |                |                     |
| Z8F0123PB005EC  | 1 KB       | 256 B     | 6         | 12         | 2                      | 4                   | 1              | PDIP 8-pin package  |
| Z8F0123QB005EC  | 1 KB       | 256 B     | 6         | 12         | 2                      | 4                   | 1              | QFN 8-pin package   |
| Z8F0123SB005EC  | 1 KB       | 256 B     | 6         | 12         | 2                      | 4                   | 1              | SOIC 8-pin package  |
| Z8F0123SH005EC  | 1 KB       | 256 B     | 16        | 18         | 2                      | 7                   | 1              | SOIC 20-pin package |
| Z8F0123HH005EC  | 1 KB       | 256 B     | 16        | 18         | 2                      | 7                   | 1              | SSOP 20-pin package |
| Z8F0123PH005EC  | 1 KB       | 256 B     | 16        | 18         | 2                      | 7                   | 1              | PDIP 20-pin package |
| Z8F0123SJ005EC  | 1 KB       | 256 B     | 22        | 18         | 2                      | 8                   | 1              | SOIC 28-pin package |
| Z8F0123HJ005EC  | 1 KB       | 256 B     | 22        | 18         | 2                      | 8                   | 1              | SSOP 28-pin package |
| Z8F0123PJ005EC  | 1 KB       | 256 B     | 22        | 18         | 2                      | 8                   | 1              | PDIP 28-pin package |
| Replace C with G for Lead-Free Packaging                          |            |           |           |            |                        |                     |                |                     |

223

### Z8 Encore! XP<sup>®</sup> F0823 Series Product Specification

# Index

## Symbols

# 174 % 174 @ 174

## **Numerics**

10-bit ADC 4 40-lead plastic dual-inline package 214, 215

# Α

absolute maximum ratings 193 AC characteristics 197 ADC 175 architecture 117 automatic power-down 118 block diagram 118 continuous conversion 120 control register 122, 124 control register definitions 122 data high byte register 124 data low bits register 125 electrical characteristics and timing 201 operation 118 single-shot conversion 119 ADCCTL register 122, 124 ADCDH register 124 ADCDL register 125 ADCX 175 ADD 175 add - extended addressing 175 add with carry 175 add with carry - extended addressing 175 additional symbols 174 address space 13 ADDX 175 analog signals 10 analog-to-digital converter (ADC) 117 AND 177

ANDX 177 arithmetic instructions 175 assembly language programming 171 assembly language syntax 172

# В

B 174 b 173 baud rate generator, UART 103 **BCLR 176** binary number suffix 174 **BIT 176** bit 173 clear 176 manipulation instructions 176 set 176 set or clear 176 swap 176 test and jump 178 test and jump if non-zero 178 test and jump if zero 178 bit jump and test if non-zero 178 bit swap 178 block diagram 3 block transfer instructions 176 **BRK 178 BSET 176** BSWAP 176, 178 **BTJ 178 BTJNZ 178 BTJZ 178** 

# С

CALL procedure 178 CAPTURE mode 84, 85 CAPTURE/COMPARE mode 85 cc 173 CCF 176 characteristics, electrical 193 clear 177 CLR 177 COM 177 227