

Welcome to [E-XFL.COM](https://www.e-xfl.com)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	eZ8
Core Size	8-Bit
Speed	5MHz
Connectivity	IrDA, UART/USART
Peripherals	Brown-out Detect/Reset, LED, POR, PWM, WDT
Number of I/O	6
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	2.7V ~ 3.6V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	8-SOIC (0.154", 3.90mm Width)
Supplier Device Package	-
Purchase URL	https://www.e-xfl.com/product-detail/zilog/z8f0823sb005ec

Revision History

Each instance in Revision History reflects a change to this document from its previous revision. For more details, refer to the corresponding pages and appropriate links in the table below.

Date	Revision Level	Description	Page No
March 2008	14	Changed title to Z8 Encore! XP F0823 Series and changed contents to match the title.	11
December 2007	13	Updated title from Z8 Encore! 8K and 4K Series to Z8 Encore! XP Z8F0823 Series. Updated Figure 3 Table 59, 91, 15, Table 35 Table 59 through Table 61, Table 119, 196 and and Part Number Suffix Designations section.	8, 89, 226
August 2007	12	Updated Table 1, Table 16 and Program Memory section.	2, 42 and 13
June 2007	11	Updated to combine Z8 Encore! 8K and Z8 Encore! 4K Series.	14, 15
December 2006	10	Updated Ordering Information chapter.	217

Table 9. Reset and Stop Mode Recovery Characteristics and Latency

Reset Characteristics and Latency			
Reset Type	Control Registers	eZ8 CPU	Reset Latency (Delay)
System Reset	Reset (as applicable)	Reset	66 Internal Precision Oscillator Cycles
Stop Mode Recovery	Unaffected, except WDT_CTL and OSC_CTL registers	Reset	66 Internal Precision Oscillator Cycles + IPO startup time

During a System Reset or Stop Mode Recovery, the IPO is reset and then the Z8 Encore! XP F0823 Series device is held in Reset for 66 cycles of the Internal Precision Oscillator. If the crystal oscillator is enabled, this reset period is increased to 5000 IPO cycles. When a reset occurs because of a low voltage condition or Power-On Reset, this delay is measured from the time that supply voltage first exceeds the POR level. If the external pin resets asserted at the end of the reset period, the device remains in reset until the pin is deasserted.

At the beginning of Reset, all GPIO pins are configured as inputs with pull-up resistor disabled.

During Reset, the eZ8 CPU and on-chip peripheral are disabled; however, the on-chip crystal oscillator and Watchdog Timer continue to run.

Upon Reset, control registers in the Register File that have a defined Reset value are loaded with their reset values. Other registers (including the Stack Pointer, Register Pointer, and Flags) and general RAM are undefined following Reset. The eZ8 CPU fetches the Reset vector at Program Memory address 0003H and loads that value into the Program Counter. Program execution begins at the Reset vector address.

When the control registers are re-initialized by reset, the system clock after reset is always the IPO. The software must use the oscillator control block, such that the correct system clock source is enabled and selected.

Reset Sources

Table 10 lists the possible sources of a System Reset.

Table 10. Reset Sources and Resulting Reset Type

Operating Mode	Reset Source	Special Conditions
NORMAL or HALT modes	Power-On Reset/Voltage Brownout	Reset delay begins after supply voltage exceeds POR level.
	Watchdog Timer time-out when configured for Reset	None.
	RESET pin assertion	All reset pulses less than three system clocks in width are ignored.
	OCD initiated Reset (OCDCTL[0] set to 1)	System Reset, except the OCD is unaffected by the reset.
STOP mode	Power-On Reset/Voltage Brownout	Reset delay begins after supply voltage exceeds POR level.
	RESET pin assertion	All reset pulses less than the specified analog delay are ignored. See Electrical Characteristics on page 193.
	DBG pin driven Low	None.

Power-On Reset

Each device in the Z8 Encore! XP F0823 Series contains an internal POR circuit. The POR circuit monitors the supply voltage and holds the device in the Reset state until the supply voltage reaches a safe operating level. After the supply voltage exceeds the POR voltage threshold (V_{POR}), the device is held in the Rstate until the POR Counter has timed out. If the crystal oscillator is enabled by the option bits, this time-out is longer.

After the Z8 Encore! XP F0823 Series device exits the POR state, the eZ8 CPU fetches the Reset vector. Following the POR, the status bit in Watchdog Timer Control (WDTCTL) register is set to 1.

Figure 5 displays POR operation. The POR threshold voltage, V_{POR} , is defined in the Electrical Characteristics on page 193.




Figure 5. Power-On Reset Operation

Voltage Brownout Reset

The devices in the Z8 Encore! XP F0823 Series provide low VBO protection. The VBO circuit senses when the supply voltage drops a safe level (below the VBO threshold voltage) and forces the device into the Reset. While the supply voltage remains below the POR voltage threshold (V_{POR}), the VBO block holds the device in the Reset.

After the supply voltage again exceeds the POR Reset voltage threshold, the device progresses through a full System Reset, as described in the POR section. Following POR, the POR status bit in the Status (RSTSTAT) register is set to 1. Figure 6 displays Voltage Brownout operation. For the VBO and POR threshold voltages (V_{BO} and V_{POR}), see Electrical Characteristics page 193.

The VBO circuit can be either enabled or disabled during STOP mode. Operation during STOP mode is set by the VBO_AO Flash Option Bit. For information on configuring VBO_AO, see Flash Option Bits page 141.

page 49 See GPIO Alternate Functions page 36 to determine the alternate function associated with each port pin.

! Caution: *Do not enable alternate functions for GPIO port pins for which there is no associated alternate function. Failure to follow this guideline can result in unpredictable operation.*

Table 21. Port A C Alternate Function Sub-Registers (PxAF)

BITS	7	6	5	4	3	2	1	0
FIELD	AF7	AF6	AF5	AF4	AF3	AF2	AF1	AFO
RESET	00H (Ports A C); 04H (Port A of 8-pin device)							
R/W	R/W							
ADDR	If 02H in Port A C Address Register, accessed through the Port A C Control Register							

AF[7:0] Port Alternate Function enabled

0 = The port pin is in normal mode. ~~00H in the Port A C Data Direction sub-register determines the direction of the pin.~~

1 = The alternate function selected through Alternate Function Set sub-registers is enabled. Port pin operation is controlled by the alternate function.

Port A C Output Control Sub-Registers

The Port A C Output Control sub-registers are accessed through the Port A C Control register by writing 03H to the Port A C Address Register. Setting the bits in the Port A C Output Control sub-registers configures the specified port pins for open-drain operation. These sub-registers affect directly and, as a result, alternate functions are also affected.

Table 22. Port A C Output Control Sub-Registers (PxOC)

BITS	7	6	5	4	3	2	1	0
FIELD	POC7	POC6	POC5	POC4	POC3	POC2	POC1	POC0
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	If 03H in Port A C Address Register, accessed through the Port A C Control Register							

POC[7:0] Port Output Control

These bits function independently of the alternate function bit and always disable the drains if set to 1.

Table 43. IRQ2 Enable and Priority Encoding (Continued)

IRQ2ENH[<i>x</i>]	IRQ2ENL[<i>x</i>]	Priority	Description
1	1	Level 3	High

where *x* indicates the register bits from 0-7.

Table 44. IRQ2 Enable High Bit Register (IRQ2ENH)

BITS	7	6	5	4	3	2	1	0
FIELD	Reserved				C3ENH	C2ENH	C1ENH	COENH
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	FC7H							

Reserved Must be 0

C3ENH Port C3 Interrupt Request Enable High Bit

C2ENH Port C2 Interrupt Request Enable High Bit

C1ENH Port C1 Interrupt Request Enable High Bit

COENH Port C0 Interrupt Request Enable High Bit

Table 45. IRQ2 Enable Low Bit Register (IRQ2ENL)

BITS	7	6	5	4	3	2	1	0
FIELD	Reserved				C3ENL	C2ENL	C1ENL	COENL
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	FC8H							

Reserved Must be 0

C3ENL Port C3 Interrupt Request Enable Low Bit

C2ENL Port C2 Interrupt Request Enable Low Bit

C1ENL Port C1 Interrupt Request Enable Low Bit

COENL Port C0 Interrupt Request Enable Low Bit

Interrupt Edge Select Register

The Interrupt Edge Select (IRQES) register, Table 46, determines whether the interrupt is generated for the rising edge or falling edge of the selected GPIO Port A or Port D input pin.

COMPARATOR COUNTER Mode

In COMPARATOR COUNTER mode, the timer counts in positions from the analog comparator output. The **TPOL** bit in the Timer Control Register selects whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER mode, the prescaler is disabled.

! Caution: *The frequency of the comparator output signal must not exceed one-fourth the system clock frequency.*

After reaching the Reload value stored in the Timer Reload High and Low Byte registers, the timer generates an interrupt, the count value in the High and Low Byte registers is reset to **0001H** and counting resumes. Also, if the Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer Reload.

Follow the steps below for configuring and initiating the count:

- Write to the Timer Control register to:
 - Disable the timer.
 - Configure the timer for COMPARATOR COUNTER mode.
 - Select either the rising edge or falling edge of the comparator output signal for the count. This also sets the initial logic level (High or Low) for the Timer Output alternate function. However, the Timer Output function is not required to be enabled.
- Write to the Timer High and Low Byte registers to set the start count value. This action only affects the first pass in COMPARATOR COUNTER mode. After the first timer Reload in COMPARATOR COUNTER mode, counting always begins at the reset value of **0001H**. Generally, in COMPARATOR COUNTER mode the Timer High and Low Byte registers should be written with the **0001H** value.
- Write to the Timer Reload High and Low registers to set the Reload value.
- If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
- If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
- Write to the Timer Control register to enable the timer.

In COMPARATOR COUNTER mode, the number of comparator output transitions since the timer start is given by the following equation:

$$\text{Comparator Output Transitions} = \text{Current Count Value} - \text{Start Value}$$

Table 54. Timer 0 1 PWM Low Byte Register (TxPWML)

BITS	7	6	5	4	3	2	1	0
FIELD	PWML							
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	F05H, F0DH							

PWMH and PWML Pulse-Width Modulator High and Low Bytes

These two bytes, {PWMH[7:0], PWML[7:0]}, form a 16-bit value that is compared to the current 16-bit timer count. When a match occurs, the PWM output changes state. The PWM output value is set by the 1-bit in the Timer Control Register (TxCTL1) register.

The TxPWMH and TxPWML registers store the 16-bit captured timer value when operating in CAPTURE or CAPTURE/COMPARE modes.

Timer 0 1 Control Registers

Time 0 1 Control Register 0

The Timer Control Register 0 (TxCTL0) and Timer Control Register 1 (TxCTL1) determine the timer operating mode. It includes a programmable PWM deadband delay, two bits to configure interrupt definition, and a status bit to identify if the most recent timer interrupt is by an input Capture event.

Table 55. Timer 0 1 Control Register 0 (TxCTL0)

BITS	7	6	5	4	3	2	1	0
FIELD	TMODEHI	TICONFIG		Reserved	PWMD			INPCAP
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	F06H, F0EH							

TMODEHI Timer Mode High Bit

This bit along with the TMODE field in the TxCTL1 register determines the operating mode of the timer. This is the most-significant bit of the timer mode selection value. See the TxCTL1 register description for more details.

TICONFIG Timer Interrupt Configuration

This field configures timer interrupt definition.

Receiving Data using the Interrupt-Driven Method

The UART Receiver interrupt indicates the availability of new data (as well as error conditions). Follow the steps below to configure the UART receiver for interrupt-driven operation:

1. Write to the UART Baud Rate High and Low registers to set the acceptable baud rate.
2. Enable the UART pin functions by configuring the associated GPIO port pins for alternate function operation.
3. Execute a `DISI` instruction to disable interrupts.
4. Write to the Interrupt control registers to enable the UART Receiver interrupt and set the acceptable priority.
5. Clear the UART Receiver interrupt in the applicable Interrupt Request register.
6. Write to the UART Control 1 Register to enable Multiprocessor (9-bit) mode functions, if appropriate.

Set the Multiprocessor Mode `SAREN` (to Enable MULTIPROCESSOR mode)

Set the Multiprocessor Mode `MPMD[1:0]`, to select the acceptable address matching scheme

Configure the UART to interrupt on received data and errors or errors only (interrupt on errors only is unlikely to be useful for Z8 Encore! XP devices without a DMA block)

7. Write the device address to the Address Compare Register (automatic MULTIPROCESSOR modes only).

8. Write to the UART Control 0 register to:

Set the receive enable `REN` (to enable the UART for data reception)

Enable parity, if appropriate and if multiprocessor mode is enabled, and select either even or odd parity

9. Execute an `ENI` instruction to enable interrupts.

The UART is now configured for interrupt-driven data reception. When the UART Receiver interrupt is detected, the interrupt service routine (ISR) performs the following:

1. Checks the UART Status 0 register to determine the source of the interrupt - error, break, or received data.
2. Reads the data from the UART Receive Data register if the interrupt was because of data available. If operating in MULTIPROCESSOR (9-bit) mode, further actions may be required depending on the MULTIPROCESSOR mode bits `MPMD[1:0]`.

in hardware, software, or a combination of the two, depending on the multiprocessor configuration bits. In general, the address-match feature reduces the load on the CPU, because it does not require access to the UART when it receives data directed to other devices on the multi-node network. The following three MULTIPROCESSOR modes are available in hardware:

Interrupt on all address bytes

Interrupt on matched address byte correctly framed data bytes

Interrupt only on correctly framed data bytes

These modes are selected by MPMD[1:0] in the UART Control 1 Register. For all multiprocessor modes, MPEN of the UART Control 1 Register must be set to 1.

The first scheme is enabled by writing MPMD[1:0] to 00. In this mode, all incoming address bytes cause an interrupt, while data bytes never cause an interrupt. The interrupt service routine must manually check the byte that caused the interrupt. If it matches the UART address, the software sets MPMD[0]. Each new incoming byte interrupts the CPU. The software is responsible for determining the end of the frame. It checks for the end of a frame by reading the MPRX bit of the UART Status 1 Register for each incoming byte. When MPRX=1, a new frame has begun. If the address of this new frame is different from the UART's address, MPMD[0] must be set to 1 causing the UART interrupts to go inactive until the next address byte. If the frame's address matches the UART's, the data in the new frame is processed as well.

The second scheme requires the following: set MPMD[1:0] to 01 and write the UART's address into the UART Address Compare Register. This mode introduces additional hardware control, interrupting only on frames that match the UART's address. When an incoming address byte does not match the UART's address, it is ignored. All successive data bytes in this frame are also ignored. When a matching address byte occurs, an interrupt is issued and further interrupts now occur on each successive byte. When the first data byte in the frame is received, the NEWFRM bit of the UART Status 1 Register is asserted. All successive data bytes clear NEWFRM. When the next address byte occurs, the hardware compares it to the UART's address. If there is a match, the interrupts continue and the NEWFRM bit is set for the first byte of the frame. If there is no match, the UART ignores all incoming bytes until the next address match.

The third scheme is enabled by setting MPMD[1:0] to 10 and by writing the UART's address into the UART Address Compare Register. This mode is identical to the second scheme, except that there are no interrupt on address bytes. The first data byte of each frame remains accompanied by the NEWFRM assertion.

Table 78. Flash Code Protection Using the Flash Option Bits

FWP	Flash Code Protection Description
0	Programming and erasing disabled for all of Flash Program Memory. In user code programming, Page Erase, and Mass Erase are all disabled. Mass Erase is available through the On-Chip Debugger.
1	Programming, Page Erase, and Mass Erase are enabled for all of Flash Program Memory.

Flash Code Protection Using the Flash Controller

At Reset, the Flash Controller locks to prevent accidental program or erasure of the Flash memory. To program or erase the Flash memory, write the Page Select Register with the target page. Unlock the Flash Controller by making two consecutive writes to the Flash Control register with the values 0x55 and 0xA5 sequentially. The Page Select Register must be rewritten with the page number previously stored there. If the two Page Select writes do not match, the controller reverts to a locked state. If the two writes match, the selected page becomes active. For more details, see Figure 2.1.

After unlocking a specific page, you can either Page Program or Erase. Writing the value 0x95H causes a Page Erase only if the active page resides in a sector that is not protected. Any other value written to the Flash register locks the Flash Controller. Mass Erase is not allowed in the user code, only in the On-Chip Debugger.

After unlocking a specific page, you can write any byte on that page. After a byte is written, the page remains unlocked for subsequent writes to other bytes on the same page. Further writes to the Flash Controller cause the active page to revert to a locked state.

Sector Based Flash Protection

The final protection mechanism is implemented on a per-sector basis. The Flash memories of Z8 Encore! XP devices are divided into a number of 8 sectors. A sector is 1/8 of the total size of the Flash memory, unless it is smaller than the page size, in which case the sector and page sizes are equal.

The Sector Protect Register controls the protection of each Flash sector. This register is shared with the Page Select Register. It is accessed by writing 0x73H followed by 0x55H to the Flash controller. The next write to the Flash Register targets the Sector Protect Register.

The Sector Protect Register is initialized to 0 at reset, putting each sector into an unprotected state. When a bit in the Sector Protect Register is written to 1, the corresponding sector can no longer be overwritten by the CPU. External Flash programming through the OCD or via the On-Chip Debugger Bypass mode are unaffected. After

- Reserved 0 when read
- FSTAT Flash Controller Status
 - 000000 = Flash Controller locked
 - 000001 = First unlock command received (73H written)
 - 000010 = Second unlock command received (8CH written)
 - 000011 = Flash Controller unlocked
 - 000100 = Sector protect register selected
 - 001xxx = Program operation in progress
 - 010xxx = Page erase operation in progress
 - 100xxx = Mass erase operation in progress

Flash Page Select Register

The Flash Page Select (FPS) register shares address space with the Flash Sector Protect Register. Unless the Flash controller is unlocked and written with, it writes to this address target the Flash Page Select Register.

The register is used to select one of the available Flash memory pages to be programmed or erased. Each Flash Page consists of 512 bytes of Flash memory. During a Page Erase operation, all Flash memory having addresses with the most significant 7-bits given by FPS[6:0] are chosen for program/erase operation.

Table 81. Flash Page Select Register (FPS)

BITS	7	6	5	4	3	2	1	0
FIELD	INFO_EN	PAGE						
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
ADDR	FF9H							

- INFO_EN Information Area Enable
 - 0 = Information Area us not selected
 - 1 = Information Area is selected. The Information Area is mapped into the Program Memory address space at addresses FE00H through FFFFH
- PAGE Page Select
 - This 7-bit field identifies the Flash memory page for Page Erase and page unlocking. Program Memory Address[15:9] = PAGE[6:0]. For the Z8F04x3 devices, the upper 4 bits must always be 0. For the Z8F02x3 devices, the upper 5 bits must always be 0. For the Z8F01x3 devices, the upper 6 bits must always be 0.

A reset and stop function can be achieved by writing 0 to this register. A reset and go function can be achieved by writing 1 to this register. If the device is in DEBUG mode, a run function can be implemented by writing 1 to this register.

Table 99. OCD Control Register (OCDCTL)

BITS	7	6	5	4	3	2	1	0
FIELD	DBGMODE	BRKEN	DBGACK	Reserved				RST
RESET	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R	R	R	R	R/W

DBGMODE DEBUG Mode
The device enters DEBUG mode when this bit is 1. When in DEBUG mode, the eZ8 CPU stops fetching new instructions. Clearing this bit causes the eZ8 CPU to restart. This bit is automatically set when a BRK instruction is decoded and breakpoints are enabled. If the Flash Read Protect Option Bit is enabled, this bit can only be cleared by resetting the device. It cannot be written to 0.
0 = Z8 Encore! XP F0823 Series device is operating in NORMAL mode
1 = Z8 Encore! XP F0823 Series device is in DEBUG mode

BRKEN Breakpoint Enable
This bit controls the behavior of a BRK instruction (opcode 0011). By default, breakpoints are disabled and a BRK instruction behaves similar to a NOP instruction. If this bit is 1, when a BRK instruction is decoded, the DBGMODE bit of the OCDCTL register is automatically set to 1.
0 = Breakpoints are disabled
1 = Breakpoints are enabled

DBGACK Debug Acknowledge
This bit enables the debug acknowledge feature. If this bit is set to 1, the OCD sends a Debug Acknowledge character (0x1F) to the host when a Breakpoint occurs.
0 = Debug Acknowledge is disabled
1 = Debug Acknowledge is enabled

Reserved 0 when read

RST Reset
Setting this bit to 1 resets the Z8 F04xA family device. The device goes through a normal Power-On Reset sequence with the exception that the OCD is reset. This bit is automatically cleared to 0 at the end of reset.
0 = No effect
1 = Reset the Flash Read Protect Option Bit device

Table 105. Notational Shorthand

Notation	Description	Operand	Range
b	Bit	b	b represents a value from 0 to 7 (000B to 111B).
cc	Condition Code		See Condition Codes overview in the eZ8 CPU User Manual.
DA	Direct Address	AddrS	AddrS represents a number in the range of 0000H to FFFFH.
ER	Extended Addressing Register	Reg	Reg represents a number in the range of 000H to FFFH.
IM	Immediate Data	#Data	Data is a number between 00H to FFH.
Ir	Indirect Working Register	@Rn	n = 0 15.
IR	Indirect Register	@Reg	Reg. represents a number in the range of 00H to FFH.
Irr	Indirect Working Register Pair	@RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
IRR	Indirect Register Pair	@Reg	Reg represents an even number in the range 00H to FEH
p	Polarity	p	Polarity is a single bit binary value of either 0B or 1B.
r	Working Register	Rn	n = 0 15.
R	Register	Reg	Reg. represents a number in the range of 00H to FFH.
RA	Relative Address	X	X represents an index in the range of +127 to 128 which is an offset relative to the address of the next instruction
rr	Working Register Pair	RRp	p = 0, 2, 4, 6, 8, 10, 12, or 14.
RR	Register Pair	Reg	Reg. represents an even number in the range of 00H to FEH.
Vector	Vector Address	Vector	Vector represents a number in the range of 00H to FFH.
X	Indexed	#Index	The register or register pair to be indexed is offset by the signed Index value (#Index) in a +127 to -128 range.

Index

Symbols

174
% 174
@ 174

Numerics

10-bit ADC 4
40-lead plastic dual-inline package 214, 215

A

absolute maximum ratings 193
AC characteristics 197
ADC 175
 architecture 117
 automatic power-down 118
 block diagram 118
 continuous conversion 120
 control register 122, 124
 control register definitions 122
 data high byte register 124
 data low bits register 125
 electrical characteristics and timing 201
 operation 118
 single-shot conversion 119
ADCCTL register 122, 124
ADCDH register 124
ADCDL register 125
ADCX 175
ADD 175
add - extended addressing 175
add with carry 175
add with carry - extended addressing 175
additional symbols 174
address space 13
ADDX 175
analog signals 10
analog-to-digital converter (ADC) 117
AND 177

ANDX 177
arithmetic instructions 175
assembly language programming 171
assembly language syntax 172

B

B 174
b 173
baud rate generator, UART 103
BCLR 176
binary number suffix 174
BIT 176
bit 173
 clear 176
 manipulation instructions 176
 set 176
 set or clear 176
 swap 176
 test and jump 178
 test and jump if non-zero 178
 test and jump if zero 178
bit jump and test if non-zero 178
bit swap 178
block diagram 3
block transfer instructions 176
BRK 178
BSET 176
BSWAP 176, 178
BTJ 178
BTJNZ 178
BTJZ 178

C

CALL procedure 178
CAPTURE mode 84, 85
CAPTURE/COMPARE mode 85
cc 173
CCF 176
characteristics, electrical 193
clear 177
CLR 177
COM 177

