



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Obsolete  |
| Core Processor             | eZ8   |
| Core Size                  | 8-Bit   |
| Speed                      | 5MHz  |
| Connectivity               | IrDA, UART/USART  |
| Peripherals                | Brown-out Detect/Reset, LED, POR, PWM, WDT  |
| Number of I/O              | 16  |
| Program Memory Size        | 8KB (8K x 8)  |
| Program Memory Type        | FLASH   |
| EEPROM Size                | -   |
| RAM Size                   | 1K x 8  |
| Voltage - Supply (Vcc/Vdd) | 2.7V ~ 3.6V   |
| Data Converters            | A/D 7x10b   |
| Oscillator Type            | Internal  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 20-SOIC (0.295", 7.50mm Width)  |
| Supplier Device Package    | -   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/zilog/z8f0823sh005sc">https://www.e-xfl.com/product-detail/zilog/z8f0823sh005sc</a> |

Table 5 provides detailed information about the characteristics for each pin available on Z8 Encore! XP<sup>®</sup> F0823 Series 8-pin devices.

► **Note:** *All six I/O pins on the 8-pin packages are 5 V-tolerant (unless the pull-up devices are enabled). The column in Table 4 below describes 5 V-tolerance for the 20- and 28-pin packages only.*


**Table 4. Pin Characteristics (20- and 28-pin Devices)**

| Symbol Mnemonic | Direction | Reset Direction         | Active Low or Active High | Tristate Output | Internal Pull-up or Pull-down | Schmitt-Trigger Input | Open Drain Output   | 5 V Tolerance |
|-----------------|-----------|-------------------------|---------------------------|-----------------|-------------------------------|-----------------------|---------------------|---------------|
| AVDD            | N/A       | N/A                     | N/A                       | N/A             | N/A                           | N/A                   | N/A                 | N/A           |
| AVSS            | N/A       | N/A                     | N/A                       | N/A             | N/A                           | N/A                   | N/A                 | NA            |
| DBG             | I/O       | I                       | N/A                       | Yes             | No                            | Yes                   | Yes                 | Yes           |
| PA[7:0]         | I/O       | I                       | N/A                       | Yes             | Programmable Pull-up          | Yes                   | Yes, Programmable   | PA[7:2] only  |
| PB[7:0]         | I/O       | I                       | N/A                       | Yes             | Programmable Pull-up          | Yes                   | Yes, Programmable   | PB[7:6] only  |
| PC[7:0]         | I/O       | I                       | N/A                       | Yes             | Programmable Pull-up          | Yes                   | Yes, Programmable   | PC[7:3] only  |
| RESET           | I/O       | I/O (defaults to RESET) | Low (in Reset mode)       | Yes (PD0 only)  | Always on for RESET           | Yes                   | Always on for RESET | Yes           |
| VDD             | N/A       | N/A                     | N/A                       | N/A             |                               |                       | N/A                 | N/A           |
| VSS             | N/A       | N/A                     | N/A                       | N/A             |                               |                       | N/A                 | N/A           |

► **Note:** *PB6 and PB7 are available only in the devices without ADC.*

**Table 8. Register File Address Map (Continued)**

| <b>Address (Hex)</b>        | <b>Register Description</b>      | <b>Mnemonic</b> | <b>Reset (Hex)</b> | <b>Page No</b> |
|-----------------------------|----------------------------------|-----------------|--------------------|----------------|
| F91–FBF                     | Reserved                         | —               | XX                 |                |
| <b>Interrupt Controller</b> |                                  |                 |                    |                |
| FC0                         | Interrupt Request 0              | IRQ0            | 00                 | 58             |
| FC1                         | IRQ0 Enable High Bit             | IRQ0ENH         | 00                 | 60             |
| FC2                         | IRQ0 Enable Low Bit              | IRQ0ENL         | 00                 | 61             |
| FC3                         | Interrupt Request 1              | IRQ1            | 00                 | 59             |
| FC4                         | IRQ1 Enable High Bit             | IRQ1ENH         | 00                 | 62             |
| FC5                         | IRQ1 Enable Low Bit              | IRQ1ENL         | 00                 | 62             |
| FC6                         | Interrupt Request 2              | IRQ2            | 00                 | 60             |
| FC7                         | IRQ2 Enable High Bit             | IRQ2ENH         | 00                 | 63             |
| FC8                         | IRQ2 Enable Low Bit              | IRQ2ENL         | 00                 | 63             |
| FC9–FCC                     | Reserved                         | —               | XX                 |                |
| FCD                         | Interrupt Edge Select            | IRQES           | 00                 | 64             |
| FCE                         | Shared Interrupt Select          | IRQSS           | 00                 | 64             |
| FCF                         | Interrupt Control                | IRQCTL          | 00                 | 65             |
| <b>GPIO Port A</b>          |                                  |                 |                    |                |
| FD0                         | Port A Address                   | PAADDR          | 00                 | 43             |
| FD1                         | Port A Control                   | PACTL           | 00                 | 45             |
| FD2                         | Port A Input Data                | PAIN            | XX                 | 45             |
| FD3                         | Port A Output Data               | PAOUT           | 00                 | 45             |
| <b>GPIO Port B</b>          |                                  |                 |                    |                |
| FD4                         | Port B Address                   | PBADDR          | 00                 | 43             |
| FD5                         | Port B Control                   | PBCTL           | 00                 | 45             |
| FD6                         | Port B Input Data                | PBIN            | XX                 | 45             |
| FD7                         | Port B Output Data               | PBOUT           | 00                 | 45             |
| <b>GPIO Port C</b>          |                                  |                 |                    |                |
| FD8                         | Port C Address                   | PCADDR          | 00                 | 43             |
| FD9                         | Port C Control                   | PCCTL           | 00                 | 45             |
| FDA                         | Port C Input Data                | PCIN            | XX                 | 45             |
| FDB                         | Port C Output Data               | PCOUT           | 00                 | 45             |
| FDC–FEF                     | Reserved                         | —               | XX                 |                |
| <b>Watchdog Timer (WDT)</b> |                                  |                 |                    |                |
| FF0                         | Reset Status                     | RSTSTAT         | XX                 | 90             |
|                             | Watchdog Timer Control           | WDTCTL          | XX                 | 90             |
| FF1                         | Watchdog Timer Reload Upper Byte | WDTU            | FF                 | 91             |



**Figure 6. Voltage Brownout Reset Operation**

The POR level is greater than the VBO level by the specified hysteresis value. This ensures that the device undergoes a POR after recovering from a VBO condition.

## Watchdog Timer Reset

If the device is in NORMAL or STOP mode, the Watchdog Timer can initiate a System Reset at time-out if the WDT\_RES Flash Option Bit is programmed to 1. This is the unprogrammed state of the WDT\_RES Flash Option Bit. If the bit is programmed to 0, it configures the Watchdog Timer to cause an interrupt, not a System Reset, at time-out.

The WDT status bit in the WDT Control register is set to signify that the reset was initiated by the Watchdog Timer.

## External Reset Input

The  $\overline{\text{RESET}}$  pin has a Schmitt-Triggered input and an internal pull-up resistor. Once the  $\overline{\text{RESET}}$  pin is asserted for a minimum of four system clock cycles, the device progresses through the System Reset sequence. Because of the possible asynchronicity of the system

## Stop Mode Recovery Using the External $\overline{\text{RESET}}$ Pin

When the Z8 Encore! XP F0823 Series device is in STOP mode and the external  $\overline{\text{RESET}}$  pin is driven Low, a system reset occurs. Because of a glitch filter operating on the  $\overline{\text{RESET}}$  pin, the Low pulse must be greater than the minimum width specified, or it is ignored. For more details, see Electrical Characteristics on page 193.

## Reset Register Definitions

### Reset Status Register

The Reset Status (RSTSTAT) register is a read-only register that indicates the source of the most recent Reset event, indicates a Stop Mode Recovery event, and indicates a Watchdog Timer time-out. Reading this register resets the upper four bits to 0.

This register shares its address with the Watchdog Timer control register, which is write-only (Table 12).

**Table 12. Reset Status Register (RSTSTAT)**

| BITS  | 7                      | 6    | 5   | 4   | 3        | 2 | 1 | 0 |
|-------|------------------------|------|-----|-----|----------|---|---|---|
| FIELD | POR                    | STOP | WDT | EXT | Reserved |   |   |   |
| RESET | See descriptions below |      |     | 0   | 0        | 0 | 0 | 0 |
| R/W   | R                      | R    | R   | R   | R        | R | R | R |
| ADDR  | FF0H                   |      |     |     |          |   |   |   |


| Reset or Stop Mode Recovery Event                   | POR | STOP | WDT | EXT |
|---|-----|------|-----|-----|
| Power-On Reset                                      | 1   | 0    | 0   | 0   |
| Reset using $\overline{\text{RESET}}$ pin assertion | 0   | 0    | 0   | 1   |
| Reset using WDT time-out                            | 0   | 0    | 1   | 0   |
| Reset using the OCD (OCTCTL[1] set to 1)            | 1   | 0    | 0   | 0   |
| Reset from STOP Mode using DBG Pin driven Low       | 1   | 0    | 0   | 0   |
| Stop Mode Recovery using GPIO pin transition        | 0   | 1    | 0   | 0   |
| Stop Mode Recovery using WDT time-out               | 0   | 1    | 1   | 0   |

POR—Power-On Reset Indicator

If this bit is set to 1, a Power-On Reset event is occurred. This bit is reset to 0 if a WDT time-out or Stop Mode Recovery occurs. This bit is also reset to 0 when the register is read.

## Architecture

Figure 7 displays a simplified block diagram of a GPIO port pin. In this figure, the ability to accommodate alternate functions and variable port current drive strength is not displayed.



**Figure 7. GPIO Port Pin Block Diagram**

## GPIO Alternate Functions

Many of the GPIO port pins are used for general-purpose I/O and access to on-chip peripheral functions such as the timers and serial communication devices. The port A–D Alternate Function sub-registers configure these pins for either GPIO or alternate function operation. When a pin is configured for alternate function, control of the port pin direction (input/output) is passed from the Port A–D Data Direction registers to the alternate function assigned to this pin. Table 15 on page 39 lists the alternate functions possible with each port pin. The alternate function associated at a pin is defined through Alternate Function Sets sub-registers AFS1 and AFS2.

The crystal oscillator functionality is not controlled by the GPIO block. When the crystal oscillator is enabled in the oscillator control block, the GPIO functionality of PA0 and PA1 is overridden. In that case, those pins function as input and output for the crystal oscillator.

**Table 28. Port A–C Input Data Registers (PxIN)**

| <b>BITS</b>  | <b>7</b>         | <b>6</b> | <b>5</b> | <b>4</b> | <b>3</b> | <b>2</b> | <b>1</b> | <b>0</b> |
|--------------|------------------|----------|----------|----------|----------|----------|----------|----------|
| <b>FIELD</b> | PIN7             | PIN6     | PIN5     | PIN4     | PIN3     | PIN2     | PIN1     | PIN0     |
| <b>RESET</b> | X                | X        | X        | X        | X        | X        | X        | X        |
| <b>R/W</b>   | R                | R        | R        | R        | R        | R        | R        | R        |
| <b>ADDR</b>  | FD2H, FD6H, FDAH |          |          |          |          |          |          |          |

PIN[7:0]—Port Input Data

Sampled data from the corresponding port pin input.

0 = Input data is logical 0 (Low)

1 = Input data is logical 1 (High)

## Port A–C Output Data Register

The Port A–C Output Data register (Table 29) controls the output data to the pins.

**Table 29. Port A–C Output Data Register (PxOUT)**

| <b>BITS</b>  | <b>7</b>         | <b>6</b> | <b>5</b> | <b>4</b> | <b>3</b> | <b>2</b> | <b>1</b> | <b>0</b> |
|--------------|------------------|----------|----------|----------|----------|----------|----------|----------|
| <b>FIELD</b> | POUT7            | POUT6    | POUT5    | POUT4    | POUT3    | POUT2    | POUT1    | POUT0    |
| <b>RESET</b> | 0                | 0        | 0        | 0        | 0        | 0        | 0        | 0        |
| <b>R/W</b>   | R/W              | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      |
| <b>ADDR</b>  | FD3H, FD7H, FDBH |          |          |          |          |          |          |          |

POUT[7:0]—Port Output Data

These bits contain the data to be driven to the port pins. The values are only driven if the corresponding pin is configured as an output and the pin is not configured for alternate function operation.

0 = Drive a logical 0 (Low).

1 = Drive a logical 1 (High). High value is not driven if the drain has been disabled by setting the corresponding Port Output Control register bit to 1.

## LED Drive Enable Register

The LED Drive Enable register (Table 30) activates the controlled current drive. The Port C pin must first be enabled by setting the Alternate Function register to select the LED function.

# Interrupt Controller

The interrupt controller on the Z8 Encore! XP<sup>®</sup> F0823 Series products prioritizes the interrupt requests from the on-chip peripherals and the GPIO port pins. The features of interrupt controller include:

- 20 unique interrupt vectors
  - 12 GPIO port pin interrupt sources (two are shared)
  - 8 on-chip peripheral interrupt sources (two are shared)
- Flexible GPIO interrupts
  - Eight selectable rising and falling edge GPIO interrupts
  - Four dual-edge interrupts
- Three levels of individually programmable interrupt priority
- Watchdog Timer can be configured to generate an interrupt

Interrupt requests (IRQs) allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start an interrupt service routine (ISR). Usually this interrupt service routine is involved with the exchange of data, status information, or control information between the CPU and the interrupting peripheral. When the service routine is completed, the CPU returns to the operation from which it was interrupted.

The eZ8 CPU supports both vectored and polled interrupt handling. For polled interrupts, the interrupt controller has no effect on operation. For more information on interrupt servicing by the eZ8 CPU, refer to *eZ8 CPU Core User Manual (UM0128)* available for download at [www.zilog.com](http://www.zilog.com).

## Interrupt Vector Listing

Table 33 lists all of the interrupts available in order of priority. The interrupt vector is stored with the most-significant byte (MSB) at the even Program Memory address and the least-significant byte (LSB) at the following odd Program Memory address.

► **Note:** *Some port interrupts are not available on the 8- and 20-pin packages. The ADC interrupt is unavailable on devices not containing an ADC.*



**!** **Caution:** *To avoid missing interrupts, use the following coding style to clear bits in the Interrupt Request 0 register:*

**Good coding style that avoids lost interrupt requests:**

ANDX IRQ0, MASK

## Software Interrupt Assertion

Program code generates interrupts directly. Writing a 1 to the correct bit in the Interrupt Request register triggers an interrupt (assuming that interrupt is enabled). When the interrupt request is acknowledged by the eZ8 CPU, the bit in the Interrupt Request register is automatically cleared to 0.

**!** **Caution:** *The following coding style used to generate software interrupts by setting bits in the Interrupt Request registers is not recommended. All incoming interrupts received between execution of the first LDX command and the final LDX command are lost.*

**Poor coding style that can result in lost interrupt requests:**

LDX r0, IRQ0

OR r0, MASK

LDX IRQ0, r0

**!** **Caution:** *To avoid missing interrupts, use the following coding style to set bits in the Interrupt Request registers:*

**Good coding style that avoids lost interrupt requests:**

ORX IRQ0, MASK

## Watchdog Timer Interrupt Assertion

The Watchdog Timer interrupt behavior is different from interrupts generated by other sources. The Watchdog Timer continues to assert an interrupt as long as the timeout condition continues. As it operates on a different (and usually slower) clock domain than the rest of the device, the Watchdog Timer continues to assert this interrupt for many system clocks until the counter rolls over.

**!** **Caution:** *To avoid re-triggerings of the Watchdog Timer interrupt after exiting the associated interrupt service routine, it is recommended that the service routine continues to read from the RSTSTAT register until the WDT bit is cleared as given in the following coding sample:*

CLEARWDT:

LDX r0, RSTSTAT ; read reset status register to clear wdt  
bit

BTJNZ 5, r0, CLEARWDT ; loop until bit is cleared

### COMPARATOR COUNTER Mode

In COMPARATOR COUNTER mode, the timer counts input transitions from the analog comparator output. The TPOL bit in the Timer Control Register selects whether the count occurs on the rising edge or the falling edge of the comparator output signal. In COMPARATOR COUNTER mode, the prescaler is disabled.

**! Caution:** *The frequency of the comparator output signal must not exceed one-fourth the system clock frequency.*

After reaching the Reload value stored in the Timer Reload High and Low Byte registers, the timer generates an interrupt, the count value in the Timer High and Low Byte registers is reset to 0001H and counting resumes. Also, if the Timer Output alternate function is enabled, the Timer Output pin changes state (from Low to High or from High to Low) at timer Reload.

Follow the steps below for configuring a timer for COMPARATOR COUNTER mode and initiating the count:

1. Write to the Timer Control register to:
  - Disable the timer.
  - Configure the timer for COMPARATOR COUNTER mode.
  - Select either the rising edge or falling edge of the comparator output signal for the count. This also sets the initial logic level (High or Low) for the Timer Output alternate function. However, the Timer Output function is not required to be enabled.
2. Write to the Timer High and Low Byte registers to set the starting count value. This action only affects the first pass in COMPARATOR COUNTER mode. After the first timer Reload in COMPARATOR COUNTER mode, counting always begins at the reset value of 0001H. Generally, in COMPARATOR COUNTER mode the Timer High and Low Byte registers must be written with the value 0001H.
3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
4. If appropriate, enable the timer interrupt and set the timer interrupt priority by writing to the relevant interrupt registers.
5. If using the Timer Output function, configure the associated GPIO port pin for the Timer Output alternate function.
6. Write to the Timer Control register to enable the timer.

In COMPARATOR COUNTER mode, the number of comparator output transitions since the timer start is given by the following equation:

$$\text{Comparator Output Transitions} = \text{Current Count Value} - \text{Start Value}$$

of the Timer Input signal. When the Capture event occurs, an interrupt is generated and the timer continues counting. The INPCAP bit in TxCTL1 register is set to indicate the timer interrupt is because of an input capture event.

The timer continues counting up to the 16-bit Reload value stored in the Timer Reload High and Low Byte registers. Upon reaching the Reload value, the timer generates an interrupt and continues counting. The INPCAP bit in TxCTL1 register clears indicating the timer interrupt is not because of an input capture event.

Follow the steps below for configuring a timer for CAPTURE mode and initiating the count:

1. Write to the Timer Control register to:
  - Disable the timer
  - Configure the timer for CAPTURE mode
  - Set the prescale value
  - Set the Capture edge (rising or falling) for the Timer Input
2. Write to the Timer High and Low Byte registers to set the starting count value (typically 0001H).
3. Write to the Timer Reload High and Low Byte registers to set the Reload value.
4. Clear the Timer PWM High and Low Byte registers to 0000H. Clearing these registers allows the software to determine if interrupts were generated by either a Capture or a Reload event. If the PWM High and Low Byte registers still contain 0000H after the interrupt, the interrupt was generated by a Reload.
5. Enable the timer interrupt, if appropriate, and set the timer interrupt priority by writing to the relevant interrupt registers. By default, the timer interrupt is generated for both input Capture and Reload events. If appropriate, configure the timer interrupt to be generated only at the input capture event or the Reload event by setting TICONFIG field of the TxCTL1 register.
6. Configure the associated GPIO port pin for the Timer Input alternate function.
7. Write to the Timer Control register to enable the timer and initiate counting.

In CAPTURE mode, the elapsed time from timer start to Capture event can be calculated using the following equation:

$$\text{Capture Elapsed Time (s)} = \frac{(\text{Capture Value} - \text{Start Value}) \times \text{Prescale}}{\text{System Clock Frequency (Hz)}}$$

### **CAPTURE RESTART Mode**

In CAPTURE RESTART mode, the current timer count value is recorded when the acceptable external Timer Input transition occurs. The Capture count value is written to the Timer PWM High and Low Byte Registers. The timer input is the system clock. The TPOL bit in the Timer Control register determines if the Capture occurs on a rising edge or a falling edge of the Timer Input signal. When the Capture event occurs, an interrupt is

## Timer Control Register Definitions

### Timer 0–1 High and Low Byte Registers

The Timer 0–1 High and Low Byte (TxH and TxL) registers (Table 49 and Table 50) contain the current 16-bit timer count value. When the timer is enabled, a read from TxH causes the value in TxL to be stored in a temporary holding register. A read from TxL always returns this temporary register when the timers are enabled. When the timer is disabled, reads from the TxL reads the register directly.

Writing to the Timer High and Low Byte registers while the timer is enabled is not recommended. There are no temporary holding registers available for write operations, so simultaneous 16-bit writes are not possible. If either the Timer High or Low Byte registers are written during counting, the 8-bit written value is placed in the counter (High or Low Byte) at the next clock edge. The counter continues counting from the new value.

**Table 49. Timer 0–1 High Byte Register (TxH)**

| BITS  | 7          | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TH         |     |     |     |     |     |     |     |
| RESET | 0          | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W   | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR  | F00H, F08H |     |     |     |     |     |     |     |

**Table 50. Timer 0–1 Low Byte Register (TxL)**

| BITS  | 7          | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------|------------|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TL         |     |     |     |     |     |     |     |
| RESET | 0          | 0   | 0   | 0   | 0   | 0   | 0   | 1   |
| R/W   | R/W        | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR  | F01H, F09H |     |     |     |     |     |     |     |

TH and TL—Timer High and Low Bytes

These 2 bytes, {TH[7:0], TL[7:0]}, contain the current 16-bit timer count value

### Timer Reload High and Low Byte Registers

The Timer 0–1 Reload High and Low Byte (TxRH and TxRL) registers (Table 51 and Table 52) store a 16-bit Reload value, {TRH[7:0], TRL[7:0]}. Values written to the Timer Reload High Byte register are stored in a temporary holding register. When a write to the Timer Reload Low Byte register occurs, the temporary holding register value is written to the Timer High Byte register. This operation allows simultaneous updates of the 16-bit Timer Reload value.

### **ONE-SHOT Mode**

When the timer is disabled, the Timer Output signal is set to the value of this bit.  
 When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

### **CONTINUOUS Mode**

When the timer is disabled, the Timer Output signal is set to the value of this bit.  
 When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

### **COUNTER Mode**

If the timer is enabled the Timer Output signal is complemented after timer reload.  
 0 = Count occurs on the rising edge of the Timer Input signal  
 1 = Count occurs on the falling edge of the Timer Input signal

### **PWM SINGLE OUTPUT Mode**

0 = Timer Output is forced Low (0) when the timer is disabled. When enabled, the Timer Output is forced High (1) upon PWM count match and forced Low (0) upon Reload.  
 1 = Timer Output is forced High (1) when the timer is disabled. When enabled, the Timer Output is forced Low (0) upon PWM count match and forced High (1) upon Reload.

### **CAPTURE Mode**

0 = Count is captured on the rising edge of the Timer Input signal  
 1 = Count is captured on the falling edge of the Timer Input signal

### **COMPARE Mode**

When the timer is disabled, the Timer Output signal is set to the value of this bit.  
 When the timer is enabled, the Timer Output signal is complemented upon timer Reload.

### **GATED Mode**

0 = Timer counts when the Timer Input signal is High (1) and interrupts are generated on the falling edge of the Timer Input.  
 1 = Timer counts when the Timer Input signal is Low (0) and interrupts are generated on the rising edge of the Timer Input.






Figure 21. Flash Controller Operation Flowchart

# Flash Option Bits

Programmable Flash option bits allow user configuration of certain aspects of Z8 Encore! XP® F0823 Series operation. The feature configuration data is stored in the Flash program memory and loaded into holding registers during Reset. The features available for control through the Flash Option Bits include:

- Watchdog Timer time-out response selection—interrupt or system reset
- Watchdog Timer always on (enabled at Reset)
- The ability to prevent unwanted read access to user code in Program Memory
- The ability to prevent accidental programming and erasure of all or a portion of the user code in Program Memory
- Voltage Brownout configuration—always enabled or disabled during STOP mode to reduce STOP mode power consumption
- Factory trimming information for the internal precision oscillator
- Factory calibration values for ADC
- Factory serialization and randomized lot identifier (optional)

## Operation

### Option Bit Configuration By Reset

Each time the Flash Option Bits are programmed or erased, the device must be Reset for the change to take effect. During any reset operation (System Reset, Power-On Reset, or Stop Mode Recovery), the Flash Option Bits are automatically read from the Flash Program Memory and written to Option Configuration registers. The Option Configuration registers control operation of the devices within the Z8 Encore! XP F0823 Series. Option Bit control is established before the device exits Reset and the eZ8 CPU begins code execution. The Option Configuration registers are not part of the Register File and are not accessible for read or write access.

### Option Bit Types

#### User Option Bits

The user option bits are contained in the first two bytes of program memory. Access to these bits has been provided because these locations contain application-specific device



The randomized lot identifier is a 32 byte binary value, stored in the flash information page (for more details, see Reading the Flash Information Page on page 143 and Randomized Lot Identifier on page 149) and is unaffected by mass erasure of the device's flash memory.

## Reading the Flash Information Page

The following code example shows how to read data from the Flash Information Area.

```
; get value at info address 60 (FE60h)

ldx FPS, #80 ; enable access to flash info page

ld R0, #FE

ld R1, #60

ldc R2, @RR0 ; R2 now contains the calibration value
```

## Flash Option Bit Control Register Definitions

### Trim Bit Address Register

The Trim Bit Address (TRMADR) register contains the target address for an access to the trim option bits.

**Table 85. Trim Bit Address Register (TRMADR)**

| BITS  | 7                                      | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-------|--|-----|-----|-----|-----|-----|-----|-----|
| FIELD | TRMADR - Trim Bit Address (00H to 1FH) |     |     |     |     |     |     |     |
| RESET | 0                                      | 0   | 0   | 0   | 0   | 0   | 0   | 0   |
| R/W   | R/W                                    | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| ADDR  | FF6H                                   |     |     |     |     |     |     |     |

**Table 97. Randomized Lot ID Locations (Continued)**

| <b>Info Page<br/>Address</b> | <b>Memory<br/>Address</b> | <b>Usage</b>                                 |
|------------------------------|---------------------------|--|
| 5C                           | FE5C                      | Randomized Lot ID Byte 23                    |
| 5D                           | FE5D                      | Randomized Lot ID Byte 22                    |
| 5E                           | FE5E                      | Randomized Lot ID Byte 21                    |
| 5F                           | FE5F                      | Randomized Lot ID Byte 20                    |
| 61                           | FE61                      | Randomized Lot ID Byte 19                    |
| 62                           | FE62                      | Randomized Lot ID Byte 18                    |
| 64                           | FE64                      | Randomized Lot ID Byte 17                    |
| 65                           | FE65                      | Randomized Lot ID Byte 16                    |
| 67                           | FE67                      | Randomized Lot ID Byte 15                    |
| 68                           | FE68                      | Randomized Lot ID Byte 14                    |
| 6A                           | FE6A                      | Randomized Lot ID Byte 13                    |
| 6B                           | FE6B                      | Randomized Lot ID Byte 12                    |
| 6D                           | FE6D                      | Randomized Lot ID Byte 11                    |
| 6E                           | FE6E                      | Randomized Lot ID Byte 10                    |
| 70                           | FE70                      | Randomized Lot ID Byte 9                     |
| 71                           | FE71                      | Randomized Lot ID Byte 8                     |
| 73                           | FE73                      | Randomized Lot ID Byte 7                     |
| 74                           | FE74                      | Randomized Lot ID Byte 6                     |
| 76                           | FE76                      | Randomized Lot ID Byte 5                     |
| 77                           | FE77                      | Randomized Lot ID Byte 4                     |
| 79                           | FE79                      | Randomized Lot ID Byte 3                     |
| 7A                           | FE7A                      | Randomized Lot ID Byte 2                     |
| 7C                           | FE7C                      | Randomized Lot ID Byte 1                     |
| 7D                           | FE7D                      | Randomized Lot ID Byte 0 (least significant) |

| Debug Command       | Command Byte | Enabled when NOT in DEBUG mode? | Disabled by Flash Read Protect Option Bit |
|---------------------|--------------|---------------------------------|---|
| Stuff Instruction   | 11H          | –                               | Disabled.                                 |
| Execute Instruction | 12H          | –                               | Disabled.                                 |
| Reserved            | 13H–FFH      | –                               | –   |

In the following list of OCD Commands, data and commands sent from the host to the OCD are identified by 'DBG ← Command/Data'. Data sent from the OCD back to the host is identified by 'DBG → Data'.

- Read OCD Revision (00H)**—The Read OCD Revision command determines the version of the OCD. If OCD commands are added, removed, or changed, this revision number changes.
 

DBG ← 00H  
 DBG → OCDRev[15:8] (Major revision number)  
 DBG → OCDRev[7:0] (Minor revision number)
- Read OCD Status Register (02H)**—The Read OCD Status register command reads the OCDSTAT register.
 

DBG ← 02H  
 DBG → OCDSTAT[7:0]
- Read Runtime Counter (03H)**—The Runtime Counter counts system clock cycles in between breakpoints. The 16-bit Runtime Counter counts up from 0000H and stops at the maximum count of FFFFH. The Runtime Counter is overwritten during the Write Memory, Read Memory, Write Register, Read Register, Read Memory CRC, Step Instruction, Stuff Instruction, and Execute Instruction commands.
 

DBG ← 03H  
 DBG → RuntimeCounter[15:8]  
 DBG → RuntimeCounter[7:0]
- Write OCD Control Register (04H)**—The Write OCD Control Register command writes the data that follows to the OCDCTL register. When the Flash Read Protect Option Bit is enabled, the DBGMODE bit (OCDCTL[7]) can only be set to 1, it cannot be cleared to 0 and the only method of returning the device to normal operating mode is to reset the device.
 

DBG ← 04H  
 DBG ← OCDCTL[7:0]
- Read OCD Control Register (05H)**—The Read OCD Control Register command reads the value of the OCDCTL register.
 

DBG ← 05H  
 DBG → OCDCTL[7:0]

**Table 110. CPU Control Instructions (Continued)**

| Mnemonic | Operands | Instruction            |
|----------|----------|------------------------|
| SCF      | —        | Set Carry Flag         |
| SRP      | src      | Set Register Pointer   |
| STOP     | —        | STOP Mode              |
| WDT      | —        | Watchdog Timer Refresh |

**Table 111. Load Instructions**

| Mnemonic | Operands    | Instruction   |
|----------|-------------|---|
| CLR      | dst         | Clear   |
| LD       | dst, src    | Load  |
| LDC      | dst, src    | Load Constant to/from Program Memory                                |
| LDCI     | dst, src    | Load Constant to/from Program Memory and Auto-Increment Addresses   |
| LDE      | dst, src    | Load External Data to/from Data Memory                              |
| LDEI     | dst, src    | Load External Data to/from Data Memory and Auto-Increment Addresses |
| LDWX     | dst, src    | Load Word using Extended Addressing                                 |
| LDX      | dst, src    | Load using Extended Addressing                                      |
| LEA      | dst, X(src) | Load Effective Address  |
| POP      | dst         | Pop   |
| POPX     | dst         | Pop using Extended Addressing                                       |
| PUSH     | src         | Push  |
| PUSHX    | src         | Push using Extended Addressing                                      |

**Table 112. Logical Instructions**

| Mnemonic | Operands | Instruction                           |
|----------|----------|---------------------------------------|
| AND      | dst, src | Logical AND                           |
| ANDX     | dst, src | Logical AND using Extended Addressing |
| COM      | dst      | Complement                            |
| OR       | dst, src | Logical OR                            |

Table 115. eZ8 CPU Instruction Summary (Continued)

| Assembly Mnemonic | Symbolic Operation                         | Address Mode   |     | Opcode(s)<br>(Hex) | Flags                          |   |   |   |   |   | Fetch<br>Cycles | Instr.<br>Cycles |
|-------------------|--|--|-----|--------------------|--------------------------------|---|---|---|---|---|-----------------|------------------|
|                   |  | dst  | src |                    | C                              | Z | S | V | D | H |                 |                  |
| COM dst           | dst ← ~dst                                 | R  |     | 60                 | –                              | * | * | 0 | – | – | 2               | 2                |
|                   |  | IR   |     | 61                 |                                |   |   |   |   |   | 2               | 3                |
| CP dst, src       | dst - src                                  | r  | r   | A2                 | *                              | * | * | * | – | – | 2               | 3                |
|                   |  | r  | lr  | A3                 |                                |   |   |   |   |   | 2               | 4                |
|                   |  | R  | R   | A4                 |                                |   |   |   |   |   | 3               | 3                |
|                   |  | R  | IR  | A5                 |                                |   |   |   |   |   | 3               | 4                |
|                   |  | R  | IM  | A6                 |                                |   |   |   |   |   | 3               | 3                |
|                   |  | IR   | IM  | A7                 |                                |   |   |   |   |   | 3               | 4                |
| CPC dst, src      | dst - src - C                              | r  | r   | 1F A2              | *                              | * | * | * | – | – | 3               | 3                |
|                   |  | r  | lr  | 1F A3              |                                |   |   |   |   |   | 3               | 4                |
|                   |  | R  | R   | 1F A4              |                                |   |   |   |   |   | 4               | 3                |
|                   |  | R  | IR  | 1F A5              |                                |   |   |   |   |   | 4               | 4                |
|                   |  | R  | IM  | 1F A6              |                                |   |   |   |   |   | 4               | 3                |
|                   |  | IR   | IM  | 1F A7              |                                |   |   |   |   |   | 4               | 4                |
| CPCX dst, src     | dst - src - C                              | ER   | ER  | 1F A8              | *                              | * | * | * | – | – | 5               | 3                |
|                   |  | ER   | IM  | 1F A9              |                                |   |   |   |   |   | 5               | 3                |
| CPX dst, src      | dst - src                                  | ER   | ER  | A8                 | *                              | * | * | * | – | – | 4               | 3                |
|                   |  | ER   | IM  | A9                 |                                |   |   |   |   |   | 4               | 3                |
| DA dst            | dst ← DA(dst)                              | R  |     | 40                 | *                              | * | * | X | – | – | 2               | 2                |
|                   |  | IR   |     | 41                 |                                |   |   |   |   |   | 2               | 3                |
| DEC dst           | dst ← dst - 1                              | R  |     | 30                 | –                              | * | * | * | – | – | 2               | 2                |
|                   |  | IR   |     | 31                 |                                |   |   |   |   |   | 2               | 3                |
| DECW dst          | dst ← dst - 1                              | RR   |     | 80                 | –                              | * | * | * | – | – | 2               | 5                |
|                   |  | IRR  |     | 81                 |                                |   |   |   |   |   | 2               | 6                |
| DI                | IRQCTL[7] ← 0                              |  |     | 8F                 | –                              | – | – | – | – | – | 1               | 2                |
| DJNZ dst, RA      | dst ← dst - 1<br>if dst ≠ 0<br>PC ← PC + X | r  |     | 0A-FA              | –                              | – | – | – | – | – | 2               | 3                |
| EI                | IRQCTL[7] ← 1                              |  |     | 9F                 | –                              | – | – | – | – | – | 1               | 2                |
| Flags Notation:   |  | * = Value is a function of the result of the operation.<br>– = Unaffected<br>X = Undefined |     |                    | 0 = Reset to 0<br>1 = Set to 1 |   |   |   |   |   |                 |                  |