# E·XFL



Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Obsolete
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	416-BGA
Supplier Device Package	416-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777ck2mme3r

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	
Α	VSS	VDD	RSTOUT	ANAO_SDA O	ANA4	ANAS	ANA11	ANA15	VDDA_SD	REFBYPCA 25	VRL_SD	VRH_SD	AN28	AN32	AN36	VDDA_E Q	REFBYPCB 25	VRL_EQ	VRH_EQ	ANB7_SDD 7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	А
в	VDDEH1	VSS	VDD	TEST	ANA1_SDA 1	ANA5	ANA10	ANA14	VDDA_MISC	VSSA_SD	REFBYPCA 75	AN24	AN27	AN29	AN33	VDDA_E Q	VSSA_EQ	REFBYPCB 75	ANB6_SDD 6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC	в
с	ETPUA30	ETPUA31	VSS	VDD	ANA2_SDA 2	ANA6	ANA9	ANA13	ANA17_SDB 1	ANA19_SD B3	ANA21_SD C1	ANA23_SD C3	AN26	AN30	AN34	AN37	AN38	ANBO_SDD 0	ANB4_SDD 4	ANB5_SDD 5	ANB12	ANB16	ANB19	VSS	ETPUCO	ETPUC1	с
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3_SDA 3	ANA7	ANA12	ANA16_SDB 0	ANA18_SD B2	ANA20_SD CO	ANA22_SD C2	AN25	AN31	AN35	AN39	ANB1_SDD 1	ANB2_SDD 2	ANB3_SDD 3	ANB9	ANB13	ANB20	VSS	SENT2_A	ETPUC2	ETPUC3	D
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26																			VDDEH7	ETPUC4	ETPUC5	ETPUC6	E
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22																			ETPUC7	ETPUC8	ETPUC9	ETPUC10	F
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18																			ETPUC11	ETPUC12	ETPUC13	ETPUC14	G
н	ETPUA11	ETPUA12	ETPUA14	ETPUA13																			ETPUC15	ETPUC16	ETPUC17	ETPUC18	н
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10																			ETPUC19	ETPUC20	ETPUC21	ETPUC22	J
к	ETPUA3	ETPUA4	ETPUAS	ETPUA6						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26	к
L	TCRCLKA	ETPUAD	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC30	L
м	NC	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	VSS	VSS	VSS	VSS						ETPUC31	ETPUB15	ETPUB14	VDDEH7	м
N	RXDB	BOOTCFG	WKPCFG	VDD						VDDE2	VSS	VSS	VSS	VSS	VSS	VSS	VSS						VDDEH6	ETPUB11	ETPUB12	ETPUB13	N
Р	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						ETPUB7	ETPUB8	ETPUB9	ETPUB10	Р
R	JCOMP	RESET	PLLCFGO	RDY						VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS	VSS						ETPUB3	ETPUB4	ETPUB5	ETPUB6	R
т	VDDE2	мско	MSEO1	EVTI						VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS						TCRCLKB	ETPUBO	ETPUB1	ETPUB2	т
U	EVTO	MSEOO	MDOO	MD01						VDDE2	VDDE2	VDDE2	VSS	VSS	VSS	VSS	VSS						ETPUB19	ETPUB18	ETPUB17	ETPUB16	U
v	MDO2	MDO3	MDO4	MDO5														,					ETPUB26	ETPUB22	ETPUB21	ETPUB20	v
w	MDO6	MDO7	MDO8	VDDE2																			REGSEL	ETPUB25	ETPUB24	ETPUB23	w
Y	MDO9	MDO10	MDO11	MDO15																			ETPUB29	ETPUB28	ETPUB27	REGCTL	Y
АА	MDO12	MDO13	MDO14	NC																			VDDPMC	ETPUB30	VDDPWR	VSSSYN	
AB	TDO	тск	TMS	VDD																			VDD	ETPUB31	VSSPWR	EXTAL	
AC	VDDE2	TDI	VDD	VSS	FEC_TXCLK	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSSPMC	VDD	VDDEH6	XTAL	
AD	ENGCLK	VDD	VSS	FEC_TXD0	FEC_TXD1	PCSA5	SOUTA	SCKA	PCSBO	PCSB3	EMIOS2	EMIOS5	EMIOS9	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDFLA	
AE	VDD	VSS	FEC_RX_D	FEC_TX_EN	PCSA4	PCSAO	PCSA3	SCKB	SINB	EMIOSO	EMIOS3	EMIOS6	EMIOS10	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXA	CNRXC	PCSCO	SINC	PCSC2	PCSC5	VSS	VDD	1 16
AF	VSS	VDDE2A	FEC_RXD0	FEC_RXD1	VDDEH3A	PCSB5	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	
<sup>1</sup>	1	2	,	4	5	6	7		•	10	11	12	12	14	15	16	17	19	10	20	21	22	22	24	25	26	Ar
	1	2	2	4	5	U	1	۰	2	10	11	12	12	14	13	10	17	10	15	20		22	25	24	23	20	

Figure 2. MPC5777C 416-ball MAPBGA (full diagram)

# 2.2 516-ball MAPBGA pin assignments

Figure 3 shows the 516-ball MAPBGA pin assignments.

Symbol	Parameter	Conditions <sup>1</sup>	Va	lue	Unit
Symbol	Faranieter	Conditions	Min	Max	Onne
MSL	Moisture sensitivity level <sup>11</sup>	—	—	3	—

- 1. Voltages are referred to  $V_{SS}$  if not specified otherwise
- Allowed 1.45 V 1.5 V for 60 seconds cumulative time at maximum T<sub>J</sub> = 150 °C; remaining time as defined in note 3 and note 4
- 3. Allowed 1.375 V 1.45 V for 10 hours cumulative time at maximum  $T_J$  = 150 °C; remaining time as defined in note 4
- 4. 1.32 V 1.375 V range allowed periodically for supply with sinusoidal shape and average supply value below 1.275 V at maximum T<sub>J</sub> = 150 °C
- 5. Allowed 5.5 V 6.0 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J$  = 150 °C; remaining time at or below 5.5 V
- 6. Allowed 3.6 V 4.5 V for 60 seconds cumulative time with no restrictions, for 10 hours cumulative time device in reset,  $T_J$  = 150 °C; remaining time at or below 3.6 V
- 7. The maximum input voltage on an I/O pin tracks with the associated I/P supply maximum. For the injection current condition on a pin, the voltage will be equal to the supply plus the voltage drop across the internal ESD diode from I/O pin to supply. The diode voltage varies greatly across process and temperature, but a value of 0.3V can be used for nominal calculations.
- The sum of all controller pins (including both digital and analog) must not exceed 200 mA. A V<sub>DDEx</sub>/V<sub>DDEHx</sub> power segment is defined as one or more GPIO pins located between two V<sub>DDEx</sub>/V<sub>DDEHx</sub> supply pins.
- 9. The average current values given in I/O pad current specifications should be used to calculate total I/O segment current.
- 10. Solder profile per IPC/JEDEC J-STD-020D
- 11. Moisture sensitivity per JEDEC test method A112

# 3.2 Electromagnetic interference (EMI) characteristics

Test reports with EMC measurements to IC-level IEC standards are available on request.

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to nxp.com and perform a keyword search for "radiated emissions."

# 3.3 Electrostatic discharge (ESD) characteristics

Symbol	Parameter	Conditions	Value	Unit
V <sub>HBM</sub>	ESD for Human Body Model (HBM)	All pins	2000	V
V <sub>CDM</sub>	ESD for Charged Device Model (CDM)	Corner pins	750	V
		Non-corner pins	500	

## Table 2. ESD Ratings<sup>1, 2</sup>

1. All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

 A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements.

Symbol	Parameter	Conditions		Value		Unit
Symbol	Farameter	Conditions	Min	Тур	Мах	
V <sub>STBY_BO</sub>	Standby RAM brownout flag trip point voltage	—	_	_	0.9 <sup>12</sup>	V
V <sub>RL_SD</sub>	SDADC ground reference voltage	—		V <sub>SSA_SD</sub>		V
V <sub>DDA_SD</sub>	SDADC supply voltage <sup>13</sup>	—	4.5	—	5.5	V
V <sub>DDA_EQA/B</sub>	eQADC supply voltage	—	4.75	—	5.25	V
V <sub>RH_SD</sub>	SDADC reference	—	4.5	V <sub>DDA_SD</sub>	5.5	V
$V_{DDA_SD} - V_{RH_SD}$	SDADC reference differential voltage	—	_	_	25	mV
$V_{SSA\_SD} - V_{RL\_SD}$	V <sub>RL_SD</sub> differential voltage	—	-25	—	25	mV
V <sub>RH_EQ</sub>	eQADC reference	—	4.75	—	5.25	V
V <sub>DDA_EQA/B</sub> – V <sub>RH_EQ</sub>	eQADC reference differential voltage	—	_	_	25	mV
$V_{SSA\_EQ} - V_{RL\_EQ}$	V <sub>RL_EQ</sub> differential voltage	—	-25	—	25	mV
$V_{SSA_{EQ}} - V_{SS}$	V <sub>SSA_EQ</sub> differential voltage	—	-25	—	25	mV
$V_{SSA\_SD} - V_{SS}$	V <sub>SSA_SD</sub> differential voltage	—	-25	—	25	mV
V <sub>RAMP</sub>	Slew rate on power supply pins	—	—	—	100	V/ms
		Current				
I <sub>IC</sub>	DC injection current (per pin) <sup>14,</sup> 15, 16	Digital pins and analog pins	-3.0	_	3.0	mA
I <sub>MAXSEG</sub>	Maximum current per power segment <sup>17, 18</sup>		-80		80	mA

Table 0. Device operating conditions (continued
---

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777C Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. If frequency modulation (FM) is enabled, the maximum frequency still cannot exceed this value.
- 3. The maximum specification for operating junction temperature T<sub>J</sub> must be respected. Thermal characteristics provides details.
- 4. Core voltage as measured on device pin to guarantee published silicon performance
- 5. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 6. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 7. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 8. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 9. This spec does not apply to  $V_{DDEH1}$ .
- 10. When internal flash memory regulator is used:
  - Flash memory read operation is supported for a minimum  $V_{DDPMC}$  value of 3.15 V.
  - Flash memory read, program, and erase operations are supported for a minimum V<sub>DDPMC</sub> value of 3.5 V.

When flash memory power is supplied externally ( $V_{DDPMC}$  shorted to  $V_{DDFLA}$ ): The  $V_{DDPMC}$  range must be within the limits specified for LVD\_FLASH and HVD\_FLASH monitoring. Table 29 provides the monitored LVD\_FLASH and HVD\_FLASH limits.

- 11. If the standby RAM regulator is not used, the  $V_{STBY}$  supply input pin must be tied to ground.
- 12. V<sub>STBY\_BO</sub> is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V<sub>STBY\_BO</sub> maximum value.

Symbol	Paramotor	Conditions	Value			
Symbol		Conditions	Min	Тур	Max	
I <sub>WPU</sub>	Weak pullup current	$V_{IN} = 0.35 * V_{DDEx}$	40	—	120	μA
		4.5 V < V <sub>DDEx</sub> < 5.5 V				
		$V_{IN} = 0.35 * V_{DDEx}$	25	—	80	
		3.0 V < V <sub>DDEx</sub> < 3.6 V				
I <sub>WPD</sub>	Weak pulldown current	V <sub>IN</sub> = 0.65 * V <sub>DDEx</sub>	40	—	120	μA
		4.5 V < V <sub>DDEx</sub> < 5.5 V				
		V <sub>IN</sub> = 0.65 * V <sub>DDEx</sub>	25	—	80	
		3.0 V < V <sub>DDEx</sub> < 3.6 V				

## Table 7. I/O pullup/pulldown DC electrical characteristics

The specifications in Table 8 apply to the pins ANA0\_SDA0 to ANA7, ANA16\_SDB0 to ANA23\_SDC3, and ANB0\_SDD0 to ANB7\_SDD7.

 Table 8. I/O pullup/pulldown resistance electrical characteristics

Symbol	Parameter Conditions			Unit		
Symbol		Conditions	Min	Тур	Max 280 140 7.5 5	
R <sub>PUPD</sub>	Analog input bias / diagnostic pullup/	200 kΩ	130	200	280	kΩ
	pulldown resistance	100 kΩ	65	100	140	
		5 kΩ	1.4	5	7.5	
Δ <sub>PUPD</sub>	R <sub>PUPD</sub> pullup/pulldown resistance mismatch	—			5	%

# 3.6.2 Output pad specifications

Figure 5 shows output DC electrical characteristics.



Figure 6. PLL integration

# 3.7.1 PLL electrical specifications

#### Table 12. PLL0 electrical characteristics

Symbol	Devemeter	Conditions		Value		Unit	
Symbol	Farameter	Conditions	ValueMinTypMax $8$ 44 $40$ $60$ $40$ $60$ $40$ $200$ $4.762$ $200$ $4.762$ $200$ $$ 110 $0$ MHz, 6-sigma $200$ $0$ MHz, 6-sigma $200$ $2$ MHz, 6-sigma pk-pk $\pm 250$ $2$ quency), 6-sigma pk-pk $\pm 300$ $2$ quency), 6-sigma pk-pk $\pm 500$	Unit			
f <sub>PLLOIN</sub>	PLL0 input clock <sup>1, 2</sup>	—	8		44	MHz	
$\Delta_{PLLOIN}$	PLL0 input clock duty cycle <sup>2</sup>	—	40	_	60	%	
f <sub>PLL0VCO</sub>	PLL0 VCO frequency	—	600	_	1250	MHz	
f <sub>PLL0PHI</sub>	PLL0 output frequency	—	4.762	_	200	MHz	
t <sub>PLL0LOCK</sub>	PLL0 lock time	—	_	_	110	μs	
$ \Delta_{PLL0PHISPJ} $	PLL0_PHI single period jitter	f <sub>PLL0PHI</sub> = 200 MHz, 6-sigma	_	_	200	ps	
	f <sub>PLL0IN</sub> = 20 MHz (resonator)						
Δ <sub>PLL0PHI1SPJ</sub>	PLL0_PHI1 single period jitter	f <sub>PLL0PHI1</sub> = 40 MHz, 6-sigma	_	—	300 <sup>3</sup>	ps	
	f <sub>PLL0IN</sub> = 20 MHz (resonator)						
Δ <sub>PLL0LTJ</sub>	PLL0 output long term jitter <sup>3</sup>	10 periods accumulated jitter (80 MHz	_	_	±250	ps	
	$f_{PLLOIN} = 20 \text{ MHz} (resonator),$	equivalent frequency), 6-sigma pk-pk					
	VCO frequency = 800 MHz	16 periods accumulated jitter (50 MHz equivalent frequency), 6-sigma pk-pk	—	—	±300	ps	
		long term jitter (< 1 MHz equivalent frequency), 6-sigma pk-pk)	_	_	±500	ps	
I <sub>PLL0</sub>	PLL0 consumption	FINE LOCK state	_	_	7.5	mA	

 f<sub>PLLOIN</sub> frequency must be scaled down using PLLDIG\_PLL0DV[PREDIV] to ensure PFD input signal is in the range 8 MHz to 20 MHz.

2. PLLOIN clock retrieved directly from either internal IRC or external XOSC clock. Input characteristics are granted when using internal IRC or external oscillator is used in functional mode.

3. Noise on the V<sub>DD</sub> supply with frequency content below 40 kHz and above 50 MHz is filtered by the PLL. Noise on the V<sub>DD</sub> supply with frequency content in the range of 40 kHz – 50 MHz must be filtered externally to the device.

# Table 14. External oscillator (XOSC) electrical specifications (continued)

Symbol	Parameter	Conditions	Va	alue	Unit
Symbol	r al ameter	Conditions	Min	Мах	
V <sub>EXTAL</sub>	Oscillation amplitude on the EXTAL pin after startup <sup>6</sup>	—	0.5	1.6	V
V <sub>HYS</sub>	Comparator hysteresis	—	0.1	1.0	V
I <sub>XTAL</sub>	XTAL current <sup>6, 7</sup>	—		14	mA

1. This value is determined by the crystal manufacturer and board design.

- 2. Proper PC board layout procedures must be followed to achieve specifications.
- 3. Crystal recovery time is the time for the oscillator to settle to the correct frequency after adjustment of the integrated load capacitor value.
- 4. See crystal manufacturer's specification for recommended load capacitor (C<sub>L</sub>) values. The external oscillator requires external load capacitors when operating in a "low" transconductance range. Account for on-chip stray capacitance (C<sub>S\_EXTAL</sub>/C<sub>S\_XTAL</sub>) and PCB capacitance when selecting a load capacitor value. When operating in a "medium" or "high" transconductance range, the integrated load capacitor value is selected via software to match the crystal manufacturer's specification, while accounting for on-chip and PCB capacitance.
- 5. Select a "low," "medium," or "high" setting using the UTEST Miscellaneous DCF client's XOSC\_LF\_EN and XOSC\_EN\_HIGH fields. "Low" is the setting commonly used for crystals at 8 MHz, "medium" is commonly used for crystals greater than 8 MHz to 20 MHz, and "high" is commonly used for crystals greater than 20 MHz to 40 MHz. However, the user must characterize carefully to determine the best g<sub>m</sub> setting for the intended application because crystal load capacitance, board layout, and other factors affect the g<sub>m</sub> value that is needed. The user may need an additional Rshunt to optimize g<sub>m</sub> depending on the system environment. Use of overtone crystals is not recommended.
- 6. Amplitude on the EXTAL pin after startup is determined by the ALC block (that is, the Automatic Level Control Circuit). The function of the ALC is to provide high drive current during oscillator startup, while reducing current after oscillation to reduce power, distortion, and RFI, and to avoid over-driving the crystal. The operating point of the ALC is dependent on the crystal value and loading conditions.
- I<sub>XTAL</sub> is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded. This is the maximum current during startup of the oscillator. The current after oscillation is typically in the 2–3 mA range and is dependent on the load and series resistance of the crystal. Test circuit is shown in Figure 7.

load_cap_sel[4:0] from DCF record	Load capacitance <sup>1, 2</sup> (pF)
00000	1.8
00001	2.8
00010	3.7
00011	4.6
00100	5.6
00101	6.5
00110	7.4
00111	8.4
01000	9.3
01001	10.2
01010	11.2
01011	12.1
01100	13.0
01101	13.9

#### Table 15. Selectable load capacitance

Table continues on the next page...



## 3.10.1 LFAST interface timing diagrams

Figure 8. LFAST and MSC/DSPI LVDS timing definition

## Table 20. LVDS pad startup and receiver electrical characteristics<sup>1</sup> (continued)

Symbol	Devemeter	Conditions		Value		Unit
Symbol	Parameter	Conditions	Min	Тур	Max	
t <sub>PD2NM_TX</sub>	Transmitter startup time (power down to Normal mode) <sup>5</sup>	—	-	0.4	2.75	μs
t <sub>SM2NM_TX</sub>	Transmitter startup time (Sleep mode to Normal mode) <sup>6</sup>	Not applicable to the MSC/DSPI LVDS pad	—	0.2	0.5	μs
t <sub>PD2NM_RX</sub>	Receiver startup time (power down to Normal mode) <sup>7</sup>	—	—	20	40	ns
t <sub>PD2SM_RX</sub>	Receiver startup time (power down to Sleep mode) <sup>8</sup>	Not applicable to the MSC/DSPI LVDS pad	—	20	50	ns
I <sub>LVDS_BIAS</sub>	LVDS bias current consumption	Tx or Rx enabled		—	0.95	mA
	TRANSMISSION LINE	CHARACTERISTICS (PCB Track)				
Z <sub>0</sub>	Transmission line characteristic impedance	—	47.5	50	52.5	Ω
Z <sub>DIFF</sub>	Transmission line differential impedance	—	95	100	105	Ω
		RECEIVER				
V <sub>ICOM</sub>	Common mode voltage	—	0.15 <sup>9</sup>		1.6 <sup>10</sup>	V
ΔVII	Differential input voltage	—	100		—	mV
V <sub>HYS</sub>	Input hysteresis	—	25		—	mV
R <sub>IN</sub>	Terminating resistance	V <sub>DDEH</sub> = 3.0 V to 5.5 V	80	125	150	Ω
C <sub>IN</sub>	Differential input capacitance <sup>11</sup>	—	_	3.5	6.0	pF
I <sub>LVDS_RX</sub>	Receiver DC current consumption	Enabled	_	_	0.5	mA

1. The LVDS pad startup and receiver electrical characteristics in this table apply to both the LFAST and the MSC/DSPI LVDS pad except where noted in the conditions.

- 2. All startup times are defined after a 2 peripheral bridge clock delay from writing to the corresponding enable bit in the LVDS control registers (LCR) of the LFAST and High-Speed Debug modules.
- 3. Startup times are valid for the maximum external loads CL defined in both the LFAST/HSD and MSC/DSPI transmitter electrical characteristic tables.
- 4. Bias startup time is defined as the time taken by the current reference block to reach the settling bias current after being enabled.
- 5. Total transmitter startup time from power down to normal mode is t<sub>STRT\_BIAS</sub> + t<sub>PD2NM\_TX</sub> + 2 peripheral bridge clock periods.
- Total transmitter startup time from sleep mode to normal mode is t<sub>SM2NM\_TX</sub> + 2 peripheral bridge clock periods. Bias block remains enabled in sleep mode.
- Total receiver startup time from power down to normal mode is t<sub>STRT\_BIAS</sub> + t<sub>PD2NM\_RX</sub> + 2 peripheral bridge clock periods.
   Total receiver startup time from power down to sleep mode is t<sub>PD2SM\_RX</sub> + 2 peripheral bridge clock periods. Bias block
- remains enabled in sleep mode.
- 9. Absolute min = 0.15 V (285 mV/2) = 0 V
- 10. Absolute max = 1.6 V + (285 mV/2) = 1.743 V
- 11. Total internal capacitance including receiver and termination, co-bonded GPIO pads, and package contributions. For bare die devices, subtract the package value given in Figure 11.

## Table 21. LFAST transmitter electrical characteristics<sup>1</sup>

Symbol	Parameter	Conditions		Value		Unit
	Falanetei	Conditions	Min	Тур	Мах	Unit
f <sub>DATA</sub>	Data rate	—	_	—	240	Mbps

Table continues on the next page...

## Table 21. LFAST transmitter electrical characteristics<sup>1</sup> (continued)

Symbol	Borometor	Conditions		Unit		
Symbol	Farameter	Conditions	Min	Тур	Max	
V <sub>OS</sub>	Common mode voltage	—	1.08		1.32	V
IV <sub>OD</sub> I	Differential output voltage swing (terminated) <sup>2,3</sup>	—	110	200	285	mV
t <sub>TR</sub>	Rise/fall time $(10\% - 90\% \text{ of swing})^2$ , <sup>3</sup>	—	0.26		1.5	ns
CL	External lumped differential load capacitance <sup>2</sup>	V <sub>DDE</sub> = 4.5 V	—	—	12.0	pF
		V <sub>DDE</sub> = 3.0 V	_		8.5	
I <sub>LVDS_TX</sub>	Transmitter DC current consumption	Enabled		—	3.2	mA

1. The LFAST pad electrical characteristics are based on worst-case internal capacitance values shown in Figure 11.

 Valid for maximum data rate f<sub>DATA</sub>. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 11.

3. Valid for maximum external load CL.

## Table 22. MSC/DSPI LVDS transmitter electrical characteristics<sup>1</sup>

Symbol	Poromotor	Conditions		Unit		
Symbol	Falanielei	Conditions	Min	Тур	Max	Unit
f <sub>DATA</sub>	Data rate	—	—	—	80	Mbps
V <sub>OS</sub>	Common mode voltage	—	1.08	—	1.32	V
IV <sub>OD</sub> I	Differential output voltage swing (terminated) <sup>2,3</sup>	—	150	200	400	mV
t <sub>TR</sub>	Rise/Fall time (10%–90% of swing) <sup>2</sup> , <sup>3</sup>	—	0.8	—	4.0	ns
CL	External lumped differential load capacitance <sup>2</sup>	V <sub>DDE</sub> = 4.5 V	—	—	50	pF
		V <sub>DDE</sub> = 3.0 V	—	—	39	
I <sub>LVDS_TX</sub>	Transmitter DC current consumption	Enabled	—	—	4.0	mA

1. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst-case internal capacitance values given in Figure 11.

 Valid for maximum data rate f<sub>DATA</sub>. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 11.

3. Valid for maximum external load C<sub>L</sub>.

Part name	Part type	Nominal	Description
Q1	p-MOS	3 A - 20 V	SQ2301ES / FDC642P or equivalent: low threshold p-MOS, Vth < 2.0 V, Rdson @ 4.5 V < 100 m $\Omega,$ Cg < 5 nF
D1	Schottky	2 A - 20 V	SS8P3L or equivalent: Vishay™ low Vf Schottky diode
L	Inductor	3–4 µH - 1.5 A	Buck shielded coil low ESR
CI	Capacitor	22 μ <b>F</b> - 20 V	Ceramic capacitor, total ESR < 70 m $\Omega$
CE	Capacitor	0.1 µF - 7 V	Ceramic—one capacitor for each V <sub>DD</sub> pin
CV	Capacitor	22 μ <b>F</b> - 20 V	Ceramic $V_{DDPMC}$ (optional 0.1 $\mu$ F capacitor in parallel)
CD	Capacitor	22 µF - 20 V	Ceramic supply decoupling capacitor, ESR < 50 m $\Omega$ (as close as possible to the p-MOS source)
R	Resistor	2.0-4.7 kΩ	Pullup for power p-MOS gate
СВ	Capacitor	22 µF - 20 V	Ceramic, connect 100 nF capacitor in parallel (as close as possible to package to reduce current loop from $V_{\text{DDPWR}}$ to $V_{\text{SSPWR}}$ )

### Table 26. Recommended operating characteristics

The following diagram shows the SMPS configuration connection.



Figure 13. SMPS configuration

## NOTE

The REGSEL pin is tied to  $V_{DDPMC}$  to select SMPS. If REGSEL is 0, the chip boots with the linear regulator.

See Power sequencing requirements for details about  $V_{\text{DDPMC}}$  and  $V_{\text{DDPWR}}.$ 

## NOTE

In these descriptions, *star route layout* means a track split as close as possible to the power supply source. Each of the split tracks is routed individually to the intended end connection.

- 1. For both LDO mode and SMPS mode, V<sub>DDPMC</sub> and V<sub>DDPWR</sub> must be connected together (shorted) to ensure aligned voltage ramping up/down. In addition:
  - For SMPS mode, a star route layout of the power track is required to minimize mutual noise. If SMPS mode is not used, the star route layout is not required. V<sub>DDPWR</sub> is the supply pin for the SMPS circuitry.
  - For 3.3 V operation,  $V_{DDFLA}$  must also be star routed and shorted to  $V_{DDPWR}$ and  $V_{DDPMC}$ . This triple connection is required because 3.3 V does not guarantee correct functionality of the internal  $V_{DDFLA}$  regulator. Consequently,  $V_{DDFLA}$  is supplied externally.
- 2. V<sub>DDA MISC</sub>: IRC operation is required to provide the clock for chip startup.
  - The V<sub>DDPMC</sub>, V<sub>DD</sub>, and V<sub>DDEH1</sub> (reset pin pad segment) supplies are monitored. They hold IRC until all of them reach operational voltage. In other words, V<sub>DDA\_MISC</sub> must reach its specified minimum operating voltage before or at the same time that all of these monitored voltages reach their respective specified minimum voltages.
  - An alternative is to connect the same supply voltage to both  $V_{DDEH1}$  and  $V_{DDA\_MISC}$ . This alternative approach requires a star route layout to minimize mutual noise.
- 3. Multiple  $V_{DDEx}$  supplies can be powered up in any order.

During any time when  $V_{DD}$  is powered up but  $V_{DDEx}$  is not yet powered up: pad outputs are unpowered.

During any time when  $V_{DDEx}$  is powered up before all other supplies: all pad output buffers are tristated.

- 4. Ramp up  $V_{DDA EQ}$  before  $V_{DD}$ . Otherwise, a reset might occur.
- 5. When the device is powering down while using the internal SMPS regulator,  $V_{DDPMC}$  and  $V_{DDPWR}$  supplies must ramp down through the voltage range from 2.5 V to 1.5 V in less than 1 second. Slower ramp-down times might result in reduced lifetime reliability of the device.

# 3.12.4 Data retention vs program/erase cycles

Graphically, Data Retention versus Program/Erase Cycles can be represented by the following figure. The spec window represents qualified limits. The extrapolated dotted line demonstrates technology capability, however is beyond the qualification limits.



## 3.12.5 Flash memory AC timing specifications Table 33. Flash memory AC timing specifications

Symbol	Characteristic	Min	Typical	Max	Units
t <sub>psus</sub>	Time from setting the MCR-PSUS bit until MCR-DONE bit is set to a 1.	_	7 plus four system clock periods	9.1 plus four system clock periods	μs
t <sub>esus</sub>	Time from setting the MCR-ESUS bit until MCR-DONE bit is set to a 1.	_	16 plus four system clock periods	20.8 plus four system clock periods	μs
t <sub>res</sub>	Time from clearing the MCR-ESUS or PSUS bit with EHV = 1 until DONE goes low.	_	—	100	ns

Table continues on the next page...



Figure 22. JTAG boundary scan timing

# 3.13.4 Nexus timing

## Table 37. Nexus debug port timing<sup>1</sup>

Spec	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time	t <sub>MCYC</sub>	2	8	t <sub>CYC</sub>
2	MCKO Duty Cycle	t <sub>MDC</sub>	40	60	%
3	MCKO Low to MDO Data Valid <sup>2</sup>	t <sub>MDOV</sub>	-0.1	0.2	t <sub>MCYC</sub>
4	MCKO Low to MSEO Data Valid <sup>2</sup>	t <sub>MSEOV</sub>	-0.1	0.2	t <sub>MCYC</sub>
5	MCKO Low to EVTO Data Valid <sup>2</sup>	t <sub>EVTOV</sub>	-0.1	0.2	t <sub>MCYC</sub>
6	EVTI Pulse Width	t <sub>EVTIPW</sub>	4.0	_	t <sub>TCYC</sub>
7	EVTO Pulse Width	t <sub>EVTOPW</sub>	1	—	t <sub>MCYC</sub>
8	TCK Cycle Time	t <sub>TCYC</sub>	2 <sup>3</sup>	—	t <sub>CYC</sub>

Table continues on the next page...



Figure 26. Synchronous output timing

# Table 44. DSPI CMOS master modified timing (full duplex and output only) – MTFE = 1, CPHA = 0 or $1^1$ (continued)

	Cumhal	Ohavaataviatia	Condition	Condition <sup>2</sup>		3	11
#	Symbol	Characteristic	Pad drive <sup>4</sup>	Load (C <sub>L</sub> )	Min	Max	
3	t <sub>ASC</sub>	After SCK delay	PCR[SRC]=11b	PCS: 0 pF	$(M^7 \times t_{SYS}^{, 6}) - 35$		ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	$(M^7 \times t_{SYS}^{, 6}) - 35$		
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}^{, 6}) - 35$		-
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}, 6) - 35$		-
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t <sub>SDC</sub>	SCK duty cycle <sup>8</sup>	PCR[SRC]=11b	0 pF	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	ns
			PCR[SRC]=10b	0 pF	1/2t <sub>SCK</sub> – 2	1/2t <sub>SCK</sub> + 2	1
			PCR[SRC]=01b	0 pF	1/2t <sub>SCK</sub> – 5	1/2t <sub>SCK</sub> + 5	1
			PCS strob	e timing		I	1
5	t <sub>PCSC</sub>	PCSx to PCSS time <sup>9</sup>	PCR[SRC]=10b	25 pF	13.0		ns
6	t <sub>PASC</sub>	PCSS to PCSx time <sup>9</sup>	PCR[SRC]=10b	25 pF	13.0		ns
			SIN setu	ıp time		L	
7	t <sub>SUI</sub>	SIN setup time to	PCR[SRC]=11b	25 pF	$29 - (P^{11} \times t_{SYS}^{, 6})$		ns
		SCK	PCR[SRC]=10b	50 pF	$31 - (P^{11} \times t_{SYS}^{, 6})$		
		$CPHA = 0^{10}$	PCR[SRC]=01b	50 pF	$62 - (P^{11} \times t_{SYS}, 6)$		
		SIN setup time to	PCR[SRC]=11b	25 pF	29.0		ns
		SCK	PCR[SRC]=10b	50 pF	31.0		
		CPHA = 1 <sup>10</sup>	PCR[SRC]=01b	50 pF	62.0		
			SIN hol	d time			
8	t <sub>HI</sub> <sup>12</sup>	SIN hold time from	PCR[SRC]=11b	0 pF	$-1 + (P^{11} \times t_{SYS}^{, 6})$	_	ns
		SCK	PCR[SRC]=10b	0 pF	$-1 + (P^{11} \times t_{SYS}^{, 6})$	_	
		$CPHA = 0^{10}$	PCR[SRC]=01b	0 pF	$-1 + (P^{11} \times t_{SYS}^{, 6})$	_	
		SIN hold time from	PCR[SRC]=11b	0 pF	-1.0	_	ns
		SCK	PCR[SRC]=10b	0 pF	-1.0	_	
		CPHA = 1 <sup>10</sup>	PCR[SRC]=01b	0 pF	-1.0		]
			SOUT data valid tim	e (after SCK eo	dge)		
9	t <sub>SUO</sub>	SOUT data valid	PCR[SRC]=11b	25 pF		7.0 + t <sub>SYS</sub> <sup>6</sup>	ns
		time from SCK	PCR[SRC]=10b	50 pF		8.0 + t <sub>SYS</sub> <sup>6</sup>	
		CPHA = 0 <sup>13</sup>	PCR[SRC]=01b	50 pF	_	18.0 + t <sub>SYS</sub> <sup>6</sup>	
		SOUT data valid	PCR[SRC]=11b	25 pF	_	7.0	ns
		time from SCK	PCR[SRC]=10b	50 pF		8.0	
		CPHA = 1 <sup>13</sup>	PCR[SRC]=01b	50 pF		18.0	
			SOUT data hold tim	e (after SCK ed	dge)		

Table continues on the next page ...

**Electrical characteristics** 



Figure 44. MII serial management channel timing diagram

## 3.13.10.5 RMII receive signal timing (RXD[1:0], CRS\_DV)

The receiver functions correctly up to a REF\_CLK maximum frequency of 50 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX\_CLK frequency, which is half that of the REF\_CLK frequency.

Table 52.	RMII	receive	signal	timing <sup>1</sup>	
-----------	------	---------	--------	---------------------	--

Symbol	Characteristic	Va	lue	Linit	
Symbol		Min	Мах	Onit	
R1	RXD[1:0], CRS_DV to REF_CLK setup	4	—	ns	
R2	REF_CLK to RXD[1:0], CRS_DV hold	2		ns	
R3	REF_CLK pulse width high	35%	65%	REF_CLK period	
R4	REF_CLK pulse width low	35%	65%	REF_CLK period	

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

- Quality of the thermal and electrical connections to the planes
- Power dissipated by adjacent components

Connect all the ground and power balls to the respective planes with one via per ball. Using fewer vias to connect the package to the planes reduces the thermal performance. Thinner planes also reduce the thermal performance. When the clearance between the vias leave the planes virtually disconnected, the thermal performance is also greatly reduced.

As a general rule, the value obtained on a single-layer board is within the normal range for the tightly packed printed circuit board. The value obtained on a board with the internal planes is usually within the normal range if the application board has:

- One oz. (35 micron nominal thickness) internal planes
- Components are well separated
- Overall power dissipation on the board is less than 0.02  $W/cm^2$

The thermal performance of any component depends on the power dissipation of the surrounding components. In addition, the ambient temperature varies widely within the application. For many natural convection and especially closed box applications, the board temperature at the perimeter (edge) of the package is approximately the same as the local air temperature near the device. Specifying the local ambient conditions explicitly as the board temperature provides a more precise description of the local ambient conditions that determine the temperature of the device.

At a known board temperature, the junction temperature is estimated using the following equation:

$$T_J = T_B + \left( R_{\theta JB} * P_D \right)$$

where:

 $T_B$  = board temperature for the package perimeter (°C)

 $R_{\Theta JB}$  = junction-to-board thermal resistance (°C/W) per JESD51-8

 $P_D$  = power dissipation in the package (W)

When the heat loss from the package case to the air does not factor into the calculation, the junction temperature is predictable if the application board is similar to the thermal test condition, with the component soldered to a board with internal planes.

The thermal resistance is expressed as the sum of a junction-to-case thermal resistance plus a case-to-ambient thermal resistance:

Part number	Package description	Speed (MHz) <sup>2</sup>	Operating temperature <sup>3</sup>		
	Package description	Speed (MHZ)	Min (T <sub>L</sub> )	Max (T <sub>H</sub> )	
SPC5777CK2MME3	MPC5777C 416 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CK2MMO3	MPC5777C 516 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CCK3MME3	MPC5777C 416 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CK3MME3	MPC5777C 416 package	264	_40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CCK3MMO3	MPC5777C 516 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				
SPC5777CK3MMO3	MPC5777C 516 package	264	–40 °C	125 °C	
	Lead-free (Pb-free)				

#### Table 56. Orderable part numbers

1. All packaged devices are PPC5777C, rather than MPC5777C or SPC5777C, until product qualifications are complete. The unpackaged device prefix is PCC, rather than SCC, until product qualification is complete.

Not all configurations are available in the PPC parts.

2. For the operating mode frequency of various blocks on the device, see Table 3.

The lowest ambient operating temperature is referenced by T<sub>L</sub>; the highest ambient operating temperature is referenced by T<sub>H</sub>.

# 6 Document revision history

The following table summarizes revisions to this document since the previous release.

Revision	Date	Description of changes
9	06/2016	<ul> <li>For I<sub>MAXSEG</sub> in Table 1 of Absolute maximum ratings</li> <li>Changed Parameter description from "Maximum DC current per power segment" to "Maximum current per I/O power segment"</li> <li>Added two footnotes</li> </ul>
		In Electromagnetic interference (EMI) characteristics removed references to Freescale
		<ul> <li>In Table 3 of Operating conditions</li> <li>In third-to-last row, changed "Injection current" to "Current"</li> <li>Added I<sub>MAXSEG</sub> specification</li> </ul>
		In Table 6 of Input pad specifications <ul> <li>For I<sub>LKG</sub> and I<sub>LKG_FAST</sub>, added Condition: V<sub>SS</sub> &lt; V<sub>IN</sub> &lt; V<sub>DDEx</sub>/V<sub>DDEHx</sub></li> <li>For I<sub>LKGA</sub>, added Condition: V<sub>SSA_SD</sub> &lt; V<sub>IN</sub> &lt; V<sub>DDA_SD</sub>, V<sub>SSA_EQ</sub> &lt; V<sub>IN</sub> &lt; V<sub>DDA_EQA/B</sub></li> </ul>

 Table 57.
 Revision history

Table continues on the next page ...

Revision	Date	Description of changes
9 (continued)	06/2016	<ul> <li>In I/O pad current specifications</li> <li>Removed sentence: "Pad mapping on each segment can be optimized using the pad usage information provided on the I/O Signal Description table. The sum of all pad usage ratio within a segment should remain below 100%."</li> <li>Added sentence: "To ensure device reliability, the average current of the I/O on a single segment should remain below the I<sub>MAXSEG</sub> value given in Table 1."</li> <li>Added sentence: "To ensure device functionality, the average current of the I/O on a single segment should remain below the I<sub>MAXSEG</sub> value given in Table 3."</li> </ul>
		In Table 18 of Sigma-Delta ADC (SDADC) <ul> <li>Removed Z<sub>IN</sub> specification</li> <li>Added Z<sub>DIFF</sub>, Z<sub>CM</sub>, and ΔV<sub>INTCM</sub> specifications</li> <li>For R<sub>BIAS</sub> <ul> <li>Changed Parameter description from "Bias resistance" to "Bare bias resistance"</li> <li>Changed Min from 100 kΩ to 110 kΩ</li> <li>Changed Typ from 125 kΩ to 144 kΩ</li> <li>Changed Max from 160 kΩ to 180 kΩ</li> </ul> </li> </ul>
		<ul> <li>In Table 24 of LDO mode recommended power transistors</li> <li>For I<sub>CMaxDC</sub>: Changed Parameter description from "Minimum peak collector current" to "Maximum DC collector current"</li> </ul>
		In Table 26 of SMPS mode recommended external components and characteristics <ul> <li>For part R (Resistor): Changed Nominal value range from 50–100 kΩ to 2.0-4.7 kΩ</li> </ul>
		In Table 29 of Device voltage monitoring <ul> <li>For LVD_core_cold, falling voltage: Changed Min from 1145 mV to 1136 mV</li> </ul>
		In Power sequencing requirements added new final requirement: "When the device is powering down while using the internal SMPS regulator, $V_{DDPMC}$ and $V_{DDPWR}$ supplies must ramp down through the voltage range from 2.5 V to 1.5 V in less than 1 second. Slower ramp-down times might result in reduced lifetime reliability of the device."
		<ul> <li>In Table 37 of Nexus timing <ul> <li>For existing specification 8, TCK Cycle Time (t<sub>TCYC</sub>):</li> <li>Changed Min from 4 × t<sub>CYC</sub> to 2 × t<sub>CYC</sub></li> <li>Changed associated footnote from "Lower frequency is required to be fully compliant to standard" to "This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the absolute minimum TCK period specification."</li> <li>Added another row (containing two sub-rows and associated footnotes) for specification 8, TCK Cycle Time (t<sub>TCYC</sub>):</li> <li>Absolute minimum TCK cycle time (TDO sampled on posedge of TCK)</li> <li>Absolute minimum TCK cycle time (TDO sampled on negedge of TCK)</li> </ul> </li> <li>For specification 12, TCK Low to TDO Data Valid (t<sub>NTDOV</sub>): Changed Max from 14 ns to 18 ns</li> </ul>
		<ul> <li>In Package information</li> <li>Added sentence and table explaining how to download latest package drawings</li> <li>Removed subsections: "416-ball package" and "516-ball package"</li> </ul>
		In Table 55 of Thermal characteristics corrected numbering of footnotes and display of footnote references
		In Ordering information removed reference to Freescale

## Table 57. Revision history (continued)



#### How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, the Freescale logo, SafeAssure, the SafeAssure logo, and MXC are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013-2016 NXP B.V.

Document Number MPC5777C Revision 9, 06/2016



