



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Obsolete
Core Processor	e200z7
Core Size	32-Bit Tri-Core
Speed	264MHz
Connectivity	EBI/EMI, Ethernet, FlexCANbus, LINbus, SCI, SPI
Peripherals	DMA, LVD, POR, Zipwire
Number of I/O	-
Program Memory Size	8MB (8M × 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	512K x 8
Voltage - Supply (Vcc/Vdd)	3V ~ 5.5V
Data Converters	A/D 16b Sigma-Delta, eQADC
Oscillator Type	Internal
Operating Temperature	-40°C ~ 125°C (TA)
Mounting Type	Surface Mount
Package / Case	516-BGA
Supplier Device Package	516-MAPBGA (27x27)
Purchase URL	https://www.e-xfl.com/product-detail/nxp-semiconductors/spc5777ck2mmo3

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Introduction

- Enhanced Modular Input/Output System (eMIOS) supporting 32 unified channels with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Two Enhanced Queued Analog-to-Digital Converter (eQADC) modules with:
 - Two separate analog converters per eQADC module
 - Support for a total of 70 analog input pins, expandable to 182 inputs with offchip multiplexers
 - Interface to twelve hardware Decimation Filters
 - Enhanced "Tap" command to route any conversion to two separate Decimation Filters
- Four independent 16-bit Sigma-Delta ADCs (SDADCs)
- 10-channel Reaction Module
- Ethernet (FEC)
- Two PSI5 modules
- Two SENT Receiver (SRX) modules supporting 12 channels
- Zipwire: SIPI and LFAST modules
- Five Deserial Serial Peripheral Interface (DSPI) modules
- Five Enhanced Serial Communication Interface (eSCI) modules
- Four Controller Area Network (FlexCAN) modules
- Two M_CAN modules that support FD
- Fault Collection and Control Unit (FCCU)
- Clock Monitor Units (CMUs)
- Tamper Detection Module (TDM)
- Cryptographic Services Engine (CSE)
 - Complies with Secure Hardware Extension (SHE) Functional Specification Version 1.1 security functions
 - Includes software selectable enhancement to key usage flag for MAC verification and increase in number of memory slots for security keys
- PASS module to support security features
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003 standard, with some support for 2010 standard
- Device and board test support per Joint Test Action Group (JTAG) IEEE 1149.1 and 1149.7
- On-chip voltage regulator controller (VRC) that derives the core logic supply voltage from the high-voltage supply
- On-chip voltage regulator for flash memory
- Self Test capability

Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min	Тур	Мах	
V _{STBY_BO}	Standby RAM brownout flag trip point voltage	—	_	_	0.9 ¹²	V
V _{RL_SD}	SDADC ground reference voltage	—		V _{SSA_SD}		V
V _{DDA_SD}	SDADC supply voltage ¹³	—	4.5	—	5.5	V
V _{DDA_EQA/B}	eQADC supply voltage	—	4.75	—	5.25	V
V _{RH_SD}	SDADC reference	—	4.5	V _{DDA_SD}	5.5	V
$V_{DDA_SD} - V_{RH_SD}$	SDADC reference differential voltage	—	_	_	25	mV
$V_{SSA_SD} - V_{RL_SD}$	V _{RL_SD} differential voltage	—	-25	—	25	mV
V _{RH_EQ}	eQADC reference	—	4.75	—	5.25	V
V _{DDA_EQA/B} – V _{RH_EQ}	eQADC reference differential voltage	—	_	_	25	mV
$V_{SSA_EQ} - V_{RL_EQ}$	V _{RL_EQ} differential voltage	—	-25	—	25	mV
$V_{SSA_{EQ}} - V_{SS}$	V _{SSA_EQ} differential voltage	—	-25	—	25	mV
$V_{SSA_SD} - V_{SS}$	V _{SSA_SD} differential voltage	—	-25	—	25	mV
V _{RAMP}	Slew rate on power supply pins	—	—	—	100	V/ms
		Current				
I _{IC}	DC injection current (per pin) ^{14,} 15, 16	Digital pins and analog pins	-3.0	_	3.0	mA
I _{MAXSEG}	Maximum current per power segment ^{17, 18}		-80		80	mA

Table 0. Device operating conditions (continued

- Maximum operating frequency is applicable to the computational cores and platform for the device. See the Clocking chapter in the MPC5777C Microcontroller Reference Manual for more information on the clock limitations for the various IP blocks on the device.
- 2. If frequency modulation (FM) is enabled, the maximum frequency still cannot exceed this value.
- 3. The maximum specification for operating junction temperature T_J must be respected. Thermal characteristics provides details.
- 4. Core voltage as measured on device pin to guarantee published silicon performance
- 5. During power ramp, voltage measured on silicon might be lower. Maximum performance is not guaranteed, but correct silicon operation is guaranteed. See power management and reset management for description.
- 6. Maximum core voltage is not permitted for entire product life. See absolute maximum rating.
- 7. When internal LVD/HVDs are disabled, external monitoring is required to guarantee device operation. Failure to monitor externally supply voltage may result in erroneous operation of the device.
- 8. This LVD/HVD disabled supply voltage condition only applies after LVD/HVD are disabled by the application during the reset sequence, and the LVD/HVD are active until that point.
- 9. This spec does not apply to V_{DDEH1} .
- 10. When internal flash memory regulator is used:
 - Flash memory read operation is supported for a minimum V_{DDPMC} value of 3.15 V.
 - Flash memory read, program, and erase operations are supported for a minimum V_{DDPMC} value of 3.5 V.

When flash memory power is supplied externally (V_{DDPMC} shorted to V_{DDFLA}): The V_{DDPMC} range must be within the limits specified for LVD_FLASH and HVD_FLASH monitoring. Table 29 provides the monitored LVD_FLASH and HVD_FLASH limits.

- 11. If the standby RAM regulator is not used, the V_{STBY} supply input pin must be tied to ground.
- 12. V_{STBY_BO} is the maximum voltage that sets the standby RAM brownout flag in the device logic. The minimum voltage for RAM data retention is guaranteed always to be less than the V_{STBY_BO} maximum value.

Symbol	Parameter	Conditions		Unit		
Symbol		Conditions	Min	Тур	Max	
I _{WPU}	Weak pullup current	$V_{IN} = 0.35 * V_{DDEx}$	40	—	120	μA
		4.5 V < V _{DDEx} < 5.5 V				
		$V_{IN} = 0.35 * V_{DDEx}$	25	—	80	
		3.0 V < V _{DDEx} < 3.6 V				
I _{WPD}	Weak pulldown current	V _{IN} = 0.65 * V _{DDEx}	40	—	120	μA
		4.5 V < V _{DDEx} < 5.5 V				
		V _{IN} = 0.65 * V _{DDEx}	25	—	80	
		3.0 V < V _{DDEx} < 3.6 V				

Table 7. I/O pullup/pulldown DC electrical characteristics

The specifications in Table 8 apply to the pins ANA0_SDA0 to ANA7, ANA16_SDB0 to ANA23_SDC3, and ANB0_SDD0 to ANB7_SDD7.

 Table 8. I/O pullup/pulldown resistance electrical characteristics

Symbol	Parameter	Conditions	Value			Unit
Symbol			Min	Тур	Мах	
R _{PUPD}	R _{PUPD} Analog input bias / diagnostic pullup/ pulldown resistance	200 kΩ	130	200	280	kΩ
		100 kΩ	65	100	140	
		5 kΩ	1.4	5	7.5	
Δ _{PUPD}	R _{PUPD} pullup/pulldown resistance mismatch	—			5	%

3.6.2 Output pad specifications

Figure 5 shows output DC electrical characteristics.

- 2. PCR[SRC] values refer to the setting of that register field in the SIU.
- 3. All values to be confirmed during device validation.

The following table shows the EBI CLKOUT, address, and control signal pad electrical characteristics. These pads can also be used for GPIO.

Table 10. GPIO and EBI CLKOUT, address, and control signal pad output buffer electrical characteristics (FC pads)

		Conditions ¹			Value		
Symbol	Parameter			Min	Тур	Мах	Unit
	EBI Mod	e Output Specificatio	ns: valid for 3.0 V < V_1	ر DDEx < 3.6 \	/		
C _{DRV}	External bus load	PCR[DSC] = 01b		_		10	pF
	capacitance	PCR[DSC] = 10b		—	—	20	
		PCR[DSC] = 11b		—	—	30	
f _{MAX_EBI}	External bus maximum operating frequency	C _{DRV} = 10/20/30 pF		—	_	66	MHz
	I	GPIO and EBI Mode	Output Specification	S	1	I	1
I _{OH_EBI}	GPIO and external bus	$V_{OH} = 0.8 * V_{DDEx}$	PCR[DSC] = 11b	30			mA
	pad output high current	4.5 V < V _{DDEx} < 5.5 V	PCR[DSC] = 10b	22			
			PCR[DSC] = 01b	13	_	_	1
			PCR[DSC] = 00b	2	_	_	1
		V _{OH} = 0.8 * V _{DDEx}	PCR[DSC] = 11b	16			1
		3.0 V < V _{DDEx} < 3.6 V	PCR[DSC] = 10b	12	_		1
			PCR[DSC] = 01b	7			1
			PCR[DSC] = 00b	1			
I _{OL_EBI}	GPIO and external bus	$V_{OL} = 0.2 * V_{DDEx}$	PCR[DSC] = 11b	54			mA
	pad output low current	4.5 V < V _{DDEx} < 5.5 V	PCR[DSC] = 10b	25			1
			PCR[DSC] = 01b	16			1
			PCR[DSC] = 00b	2		_	1
		V _{OL} = 0.2 * V _{DDEx}	PCR[DSC] = 11b	17	_		1
		3.0 V < V _{DDEx} < 3.6 V	PCR[DSC] = 10b	14	_	_	1
			PCR[DSC] = 01b	8	_	_	1
			PCR[DSC] = 00b	1	—	—	
t _{R_F_EBI}	GPIO and external bus	PCR[DSC] = 11b	C _L = 30 pF	—	—	1.5	ns
	pad output transition		C _L = 50 pF	—	—	2.4	1
		PCR[DSC] = 10b	C _L = 20 pF	—	—	1.5	
		PCR[DSC] = 01b	C _L = 10 pF	—	—	1.85	
		PCR[DSC] = 00b	C _L = 50 pF	—	—	45	
t _{PD_EBI}	GPIO and external bus	PCR[DSC] = 11b	C _L = 30 pF	—	—	4.2	ns
	pad output propagation		C _L = 50 pF	—	—	5.5	
		PCR[DSC] = 10b	C _L = 20 pF	—	_	4.2	1
		PCR[DSC] = 01b	C _L = 10 pF	—		4.4	1
		PCR[DSC] = 00b	C _L = 50 pF	—	—	59	1

1. PCR[DSC] values refer to the setting of that register field in the SIU.

3.6.3 I/O pad current specifications

The I/O pads are distributed across the I/O supply segments. Each I/O supply segment is associated with a V_{DDEx} supply segment.

Table 11 provides I/O consumption figures.

To ensure device reliability, the average current of the I/O on a single segment should remain below the I_{MAXSEG} value given in Table 1.

To ensure device functionality, the average current of the I/O on a single segment should remain below the I_{MAXSEG} value given in Table 3.

NOTE

The MPC5777C I/O Signal Description and Input Multiplexing Tables are contained in a Microsoft Excel® file attached to the Reference Manual. In the spreadsheet, select the I/O Signal Table tab.

Symbol	Parameter	Conditions	Value			Unit
Symbol		Conditions	Min	Тур	Max	
I _{AVG_GPIO}	Average I/O current for GPIO pads	C _L = 25 pF, 2 MHz	—	—	0.42	mA
	(per pad)	$V_{DDEx} = 5.0 V \pm 10\%$				
		C _L = 50 pF, 1 MHz	_	_	0.35	
		$V_{DDEx} = 5.0 V \pm 10\%$				
I _{AVG_EBI}	Average I/O current for external	$C_{DRV} = 10 \text{ pF}, f_{EBI} = 66 \text{ MHz}$			9	mA
	bus output pins (per pad)	$V_{DDEx} = 3.3 V \pm 10\%$				
		$C_{DRV} = 20 \text{ pF}, \text{ f}_{EBI} = 66 \text{ MHz}$			18	
		$V_{DDEx} = 3.3 V \pm 10\%$				
		$C_{DRV} = 30 \text{ pF}, f_{EBI} = 66 \text{ MHz}$		_	30	
		$V_{DDEx} = 3.3 V \pm 10\%$				

Table 11. I/O consumption

3.7 Oscillator and PLL electrical specifications

The on-chip dual PLL—consisting of the peripheral clock and reference PLL (PLL0) and the frequency-modulated system PLL (PLL1)—generates the system and auxiliary clocks from the main oscillator driver.

3.8.1 Enhanced Queued Analog-to-Digital Converter (eQADC) Table 17. eQADC conversion specifications (operating)

Symbol	Parameter	Va	Unit	
Symbol		Min	Мах	
f _{ADCLK}	ADC Clock (ADCLK) Frequency	2	33	MHz
CC	Conversion Cycles	2 + 13	128 + 15	ADCLK cycles
T _{SR}	Stop Mode Recovery Time ¹	10	—	μs
	Resolution ²	1.25	—	mV
INL	INL: 16.5 MHz eQADC clock ³	-4	4	LSB ⁴
	INL: 33 MHz eQADC clock ³	-6	6	LSB
DNL	DNL: 16.5 MHz eQADC clock ³	-3	3	LSB
	DNL: 33 MHz eQADC clock ³	-3	3	LSB
OFFNC	Offset Error without Calibration	0	140	LSB
OFFWC	Offset Error with Calibration	-8	8	LSB
GAINNC	Full Scale Gain Error without Calibration	-150	0	LSB
GAINWC	Full Scale Gain Error with Calibration	-8	8	LSB
I _{INJ}	Disruptive Input Injection Current ^{5, 6, 7, 8}	-3	3	mA
E _{INJ}	Incremental Error due to injection current ^{9, 10}	_	+4	Counts
TUE	TUE value ^{11, 12} (with calibration)	—	±8	Counts
GAINVGA1	Variable gain amplifier accuracy (gain = 1) ¹³	-	-	Counts ¹⁵
	INL, 16.5 MHz ADC	-4	4	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-3 ¹⁴	3 ¹⁴	
	DNL, 33 MHz ADC	-3 ¹⁴	3 ¹⁴	
GAINVGA2	Variable gain amplifier accuracy $(gain = 2)^{13}$	-	-	Counts
	INL, 16.5 MHz ADC	-5	5	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-3	3	
	DNL, 33 MHz ADC	-3	3	
GAINVGA4	Variable gain amplifier accuracy (gain = 4) ¹³	-	-	Counts
	INL, 16.5 MHz ADC	-7	7	
	INL, 33 MHz ADC	-8	8	
	DNL, 16.5 MHz ADC	-4	4	
	DNL, 33 MHz ADC	-4	4	
I _{ADC}	Current consumption per ADC (two ADCs per EQADC)	—	10	mA
I _{ADR}	Reference voltage current consumption per EQADC	—	200	μΑ

1. Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

At V_{RH_EQ} - V_{RL_EQ} = 5.12 V, one count = 1.25 mV without using pregain. Based on 12-bit conversion result; does not account for AC and DC errors

- 3. INL and DNL are tested from V_{RL} + 50 LSB to V_{RH} 50 LSB.
- 4. At $V_{RH_{EQ}} V_{RL_{EQ}} = 5.12 \text{ V}$, one LSB = 1.25 mV.

Symbol	Parameter	Conditions		Value		
Symbol			Min	Тур	Max	Onit
SNR _{SE150}	Signal to noise ratio in	4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	72		—	dB
	single ended mode, 150 Ksps output rate	$V_{RH_{SD}} = V_{DDA_{SD}}$				
		GAIN = 1				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	69	_	—	
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		GAIN = 2				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	66	_	—	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 4				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	62	—	—	
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 8				
		4.5 V < V _{DDA_SD} < 5.5 V ^{8, 9}	54	—	—	1
		$V_{RH_SD} = V_{DDA_SD}$				
		GAIN = 16				
SINAD _{DIFF150}	Signal to noise and	Gain = 1	72	_	—	dBFS
	distortion ratio in differential mode, 150	4.5 V < V _{DDA_SD} < 5.5 V				
	Ksps output rate	$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 2	72	_	_	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 4	69	_	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 8	68.8	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 16	64.8			
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				

Table 18. SDADC electrical specifications (continued)

Table continues on the next page ...

Symbol	Paramotor	Conditions		Value		
	Farameter		Min	Тур	Max	
THD _{DIFF150}	Total harmonic	Gain = 1	65	—	—	dBFS
	distortion in differential mode, 150 Ksps	4.5 V < V _{DDA_SD} < 5.5 V				
	output rate	$V_{RH_SD} = V_{DDA_SD}$				
		Gain = 2	68	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 4	74	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 8	80	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 16	80	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
THD _{DIFF333}	Total harmonic	Gain = 1	65	—	—	dBFS
	distortion in differential	4.5 V < V _{DDA_SD} < 5.5 V				
	output rate	$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 2	68	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 4	74	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 8	80	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_{SD}} = V_{DDA_{SD}}$				
		Gain = 16	80	—	—	
		4.5 V < V _{DDA_SD} < 5.5 V				
		$V_{RH_SD} = V_{DDA_SD}$				

Table 18	SDADC electrical s	nacifications ((continued)
Table To.	SDADC electrical s	pecifications	(continuea)

Table continues on the next page...

Table 21. LFAST transmitter electrical characteristics¹ (continued)

Symbol	Parametar	Conditiono	Value			Unit
	Farameter	Conditions	Min	Тур	Max	Unit
V _{OS}	Common mode voltage	—	1.08		1.32	V
IV _{OD} I	Differential output voltage swing (terminated) ^{2,3}	—	110	200	285	mV
t _{TR}	Rise/fall time $(10\% - 90\% \text{ of swing})^2$, ³	—	0.26		1.5	ns
CL	External lumped differential load capacitance ²	V _{DDE} = 4.5 V	—	—	12.0	pF
		V _{DDE} = 3.0 V	_		8.5	
I _{LVDS_TX}	Transmitter DC current consumption	Enabled		—	3.2	mA

1. The LFAST pad electrical characteristics are based on worst-case internal capacitance values shown in Figure 11.

 Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 11.

3. Valid for maximum external load CL.

Table 22. MSC/DSPI LVDS transmitter electrical characteristics¹

Symbol	Baramotor	Conditions		Unit		
Symbol	Falanielei	Conditions	Min	Тур	Max	Unit
f _{DATA}	Data rate	—	—	—	80	Mbps
V _{OS}	Common mode voltage	—	1.08	—	1.32	V
IV _{OD} I	Differential output voltage swing (terminated) ^{2,3}	—	150	200	400	mV
t _{TR}	Rise/Fall time (10%–90% of swing) ² , ³	—	0.8	—	4.0	ns
CL	External lumped differential load capacitance ²	V _{DDE} = 4.5 V	—	—	50	pF
		V _{DDE} = 3.0 V	—	—	39	
I _{LVDS_TX}	Transmitter DC current consumption	Enabled	—	—	4.0	mA

1. The MSC and DSPI LVDS pad electrical characteristics are based on the application circuit and typical worst-case internal capacitance values given in Figure 11.

 Valid for maximum data rate f_{DATA}. Value given is the capacitance on each terminal of the differential pair, as shown in Figure 11.

3. Valid for maximum external load C_L.

Symbol	Characteristic	Min	Typical	Max	Units
t _{done}	Time from 0 to 1 transition on the MCR-EHV bit initiating a program/erase until the MCR-DONE bit is cleared.	_	_	5	ns
t _{dones}	Time from 1 to 0 transition on the MCR-EHV bit aborting a program/erase until the MCR-DONE bit is set to a 1.		16 plus four system clock periods	20.8 plus four system clock periods	μs
t _{drov}	Time to recover once exiting low power mode.	16 plus seven system clock periods.	_	45 plus seven system clock periods	μs
t _{aistart}	Time from 0 to 1 transition of UT0-AIE initiating a Margin Read or Array Integrity until the UT0-AID bit is cleared. This time also applies to the resuming from a suspend or breakpoint by clearing AISUS or clearing NAIBP		_	5	ns
t _{aistop}	Time from 1 to 0 transition of UT0-AIE initiating an Array Integrity abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Array Integrity suspend request.		_	80 plus fifteen system clock periods	ns
t _{mrstop}	Time from 1 to 0 transition of UT0-AIE initiating a Margin Read abort until the UT0-AID bit is set. This time also applies to the UT0-AISUS to UT0-AID setting in the event of a Margin Read suspend request.	10.36 plus four system clock periods		20.42 plus four system clock periods	μs

Table 33. Flash memory AC timing specifications (continued)

3.12.6 Flash memory read wait-state and address-pipeline control settings

The following table describes the recommended settings of the Flash Memory Controller's PFCR1[RWSC] and PFCR1[APC] fields at various flash memory operating frequencies, based on specified intrinsic flash memory access times of the C55FMC array at 150°C.

 Table 34.
 Flash memory read wait-state and address-pipeline control combinations

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
0 MHz < f _{PLATF} ≤ 33 MHz	0	0	3	1
$33 \text{ MHz} < f_{\text{PLATF}} \le 100 \text{ MHz}$	2	1	5	1

Table continues on the next page ...

Table 34.	Flash memory read wait-state and address-pipeline control combinatio	ns
	continued)	

Flash memory frequency	RWSC	APC	Flash memory read latency on mini-cache miss (# of f _{PLATF} clock periods)	Flash memory read latency on mini-cache hit (# of f _{PLATF} clock periods)
100 MHz < f _{PLATF} ≤ 133 MHz	3	1	6	1

3.13 AC timing

3.13.1 Generic timing diagrams

The generic timing diagrams in Figure 16 and Figure 17 apply to all I/O pins with pad types SR and FC. See the associated MPC5777C Microsoft Excel® file in the Reference Manual for the pad type for each pin.



Figure 16. Generic output delay/hold timing



Figure 19. JTAG test clock input timing



Figure 20. JTAG test access port timing

Table 37. Nexus debug port timing¹ (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
8	Absolute minimum TCK cycle time ⁴ (TDO sampled on posedge of TCK)	t _{TCYC}	40 ⁵	_	ns
	Absolute minimum TCK cycle time ⁴ (TDO sampled on negedge of TCK)		20 ⁵	_	
9	TCK Duty Cycle	t _{TDC}	40	60	%
10	TDI, TMS Data Setup Time ⁶	t _{NTDIS} , t _{NTMSS}	8	—	ns
11	TDI, TMS Data Hold Time ⁶	T _{NTDIH} , t _{NTMSH}	5	—	ns
12	TCK Low to TDO Data Valid ⁶	t _{NTDOV}	0	18	ns
13	RDY Valid to MCKO ⁷	—	—	—	
14	TDO hold time after TCLK low ⁶	t _{NTDOH}	1	_	ns

1. All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at V_{DD} = 1.08 V to 1.32 V, V_{DDE} = 3.0 V to 3.6 V, V_{DD33} and V_{DDSYN} = 3.0 V to 3.6 V, T_A = T_L to T_H , and C_L = 30 pF with DSC = 0b10.

- 2. MDO, MSEO, and EVTO data is held valid until next MCKO low cycle.
- 3. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the absolute minimum TCK period specification.
- 4. This value is TDO propagation time plus 2 ns setup time to sampling edge.
- 5. This may require a maximum clock speed that is less than the maximum functional capability of the design depending on the actual system frequency being used.
- 6. Applies to TMS pin timing for the bit frame when using the 1149.7 advanced protocol.
- 7. The RDY pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.



Figure 23. Nexus timings



Figure 24. Nexus TCK, TDI, TMS, TDO Timing

3.13.5 External Bus Interface (EBI) timing Table 38. Bus operation timing¹

Snoc	Characteristic	Symbol	66 MHz (Ext. bus freq.) ^{2, 3}		Unit	Notes
Spec	Characteristic	Symbol	Min	Мах		Notes
1	D_CLKOUT Period	t _C	15.2	—	ns	Signals are measured at 50%
						V _{DDE} .
2	D_CLKOUT Duty Cycle	t _{CDC}	45%	55%	t _C	—
3	D_CLKOUT Rise Time	t _{CRT}	—	4	ns	—
4	D_CLKOUT Fall Time	t _{CFT}	—	4	ns	—

Table continues on the next page...

3.13.9 DSPI timing with CMOS and LVDS pads

NOTE

The DSPI in TSB mode with LVDS pads can be used to implement the Micro Second Channel (MSC) bus protocol.

DSPI channel frequency support is shown in Table 42. Timing specifications are shown in Table 43, Table 44, Table 45, Table 46, and Table 47.

	DSPI use mode					
CMOS (Master mode) Full duplex – Classic timing (Table 43)		17				
	Full duplex – Modified timing (Table 44)	30				
	Output only mode (SCK/SOUT/PCS) (Table 43 and Table 44)	30				
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 47)	30				
LVDS (Master mode)	Full duplex – Modified timing (Table 45)	30				
	Output only mode TSB mode (SCK/SOUT/PCS) (Table 46)	40				

Table 42. DSPI channel frequency support

1. Maximum usable frequency can be achieved if used with fastest configuration of the highest drive pads.

2. Maximum usable frequency does not take into account external device propagation delay.

3.13.9.1 DSPI master mode full duplex timing with CMOS and LVDS pads

3.13.9.1.1 DSPI CMOS Master Mode — Classic Timing

Table 43. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1^1

#	Symbol	Characteristic	Condition	2	Value ³		
#			Pad drive ⁴	Load (C _L)	Min	Max	
1	t _{SCK}	SCK cycle time	PCR[SRC]=11b	25 pF	33.0	_	ns
			PCR[SRC]=10b	50 pF	80.0	_	
			PCR[SRC]=01b	50 pF	200.0		
2	t _{CSC}	PCS to SCK delay	PCR[SRC]=11b	25 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$		ns
			PCR[SRC]=10b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 16$		
			PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 18$		
			PCS: PCR[SRC]=01b	50 pF	$(N^5 \times t_{SYS}^{, 6}) - 45$		
			SCK: PCR[SRC]=10b				

Table continues on the next page...

Table 43. DSPI CMOS master classic timing (full duplex and output only) – MTFE = 0, CPHA = 0 or 1^{1} (continued)

<u>_</u>	Symbol	Characteristic	Condition	2	Value	9 ³	Unit
#	Symbol	Characteristic	Pad drive ⁴	Load (C _L)	Min	Мах	
3	t _{ASC}	After SCK delay	PCR[SRC]=11b	PCS: 0 pF	$(M^7 \times t_{SYS}^{, 6}) - 35$	—	ns
				SCK: 50 pF			
			PCR[SRC]=10b	PCS: 0 pF	$(M^7 \times t_{SYS}^{, 6}) - 35$	—	
				SCK: 50 pF			
			PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}^{, 6}) - 35$	—	
				SCK: 50 pF			
			PCS: PCR[SRC]=01b	PCS: 0 pF	$(M^7 \times t_{SYS}, 6) - 35$	_	
			SCK: PCR[SRC]=10b	SCK: 50 pF			
4	t _{SDC}	SCK duty cycle ⁸	PCR[SRC]=11b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns
			PCR[SRC]=10b	0 pF	1/2t _{SCK} – 2	1/2t _{SCK} + 2	
			PCR[SRC]=01b	0 pF	1/2t _{SCK} – 5	1/2t _{SCK} + 5	
			PCS strob	e timing		•	
5	t _{PCSC}	PCSx to PCSS time ⁹	PCR[SRC]=10b	25 pF	13.0	_	ns
6	t _{PASC}	PCSS to PCSx time ⁹	PCR[SRC]=10b	25 pF	13.0	_	ns
			SIN setu	ip time	I	I	
7	t _{SUI}	SIN setup time to	PCR[SRC]=11b	25 pF	29.0	—	ns
		SCK10	PCR[SRC]=10b	50 pF	31.0	—	
			PCR[SRC]=01b	50 pF	62.0	—	
			SIN hole	d time		•	
8	t _{HI}	SIN hold time from	PCR[SRC]=11b	0 pF	-1.0		ns
		SCK	PCR[SRC]=10b	0 pF	-1.0		
			PCR[SRC]=01b	0 pF	-1.0		
			SOUT data valid tim	e (after SCK eo	dge)		
9	t _{SUO}	SOUT data valid	PCR[SRC]=11b	25 pF	—	7.0	ns
		time from SCK ¹¹	PCR[SRC]=10b	50 pF	_	8.0	
			PCR[SRC]=01b	50 pF	—	18.0	
			SOUT data hold time	e (after SCK ec	lge)		
10	t _{HO}	SOUT data hold	PCR[SRC]=11b	25 pF	-9.0	—	ns
		ume atter SCK''	PCR[SRC]=10b	50 pF	-10.0	—	
			PCR[SRC]=01b	50 pF	-21.0		

1. All output timing is worst case and includes the mismatching of rise and fall times of the output pads.

- 2. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 3. All timing values for output signals in this table are measured to 50% of the output voltage.
- 4. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 5. N is the number of clock cycles added to time between PCS assertion and SCK assertion and is software programmable using DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK]. The minimum value is 2 cycles unless TSB mode or Continuous

3.13.9.1.4 DSPI Master Mode – Output Only

Table 46. DSPI LVDS master timing — output only — timed serial bus mode TSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock^{1, 2}

<u>"</u>	Symbol	Characteriatia	Condit	ion ³	Va	lue ⁴	Unit			
#	Symbol		Pad drive ⁵	Load (C _L)	Min	Max	Onit			
1	t _{SCK}	SCK cycle time	LVDS	15 pF to 50 pF differential	25	—	ns			
2	t _{CSV}	PCS valid after SCK ⁶	PCR[SRC]=11b	25 pF		8	ns			
		(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	50 pF	_	12	ns			
3	t _{CSH} PCS hold after SCK ⁶		PCR[SRC]=11b	0 pF	-4.0		ns			
	(SCK with differentia	(SCK with 50 pF differential load cap.)	PCR[SRC]=10b	0 pF	-4.0	_	ns			
4	t _{SDC}	SCK duty cycle (SCK with 50 pF differential load cap.)	LVDS	15 pF to 50 pF differential	1/2t _{SCK} – 2	1/2t _{SCK} + 2	ns			
		•	SOUT data valid time	(after SCK edge)						
5	t _{SUO}	SOUT data valid time from SCK ⁷	LVDS	15 pF to 50 pF differential	—	6	ns			
	SOUT data hold time (after SCK edge)									
6	t _{HO}	SOUT data hold time after SCK ⁷	LVDS	15 pF to 50 pF differential	-7.0		ns			

- 1. All DSPI timing specifications apply to pins when using LVDS pads for SCK and SOUT and CMOS pad for PCS with pad driver strength as defined. Timing may degrade for weaker output drivers.
- 2. TSB = 1 or ITSB = 1 automatically selects MTFE = 1 and CPHA = 1.
- 3. When a characteristic involves two signals, the pad drive and load conditions apply to each signal's pad, unless specified otherwise.
- 4. All timing values for output signals in this table are measured to 50% of the output voltage.
- 5. Pad drive is defined as the PCR[SRC] field setting in the SIU. Timing is guaranteed to same drive capabilities for all signals; mixing of pad drives may reduce operating speeds and may cause incorrect operation.
- 6. With TSB mode or Continuous SCK clock mode selected, PCS and SCK are driven by the same edge of DSPI_CLKn. This timing value is due to pad delays and signal propagation delays.
- 7. SOUT Data Valid and Data hold are independent of load capacitance if SCK and SOUT load capacitances are the same value.

Table 47. DSPI CMOS master timing – output only – timed serial bus modeTSB = 1 or ITSB = 1, CPOL = 0 or 1, continuous SCK clock $^{1, 2}$

#	Symbol	hol Characteristic	Condition	3	Va	Unit	
<i>"</i> ³	Symbol	Characteristic	Pad drive ⁵	Load (C _L)	Min	Max	
1	t _{SCK}	SCK cycle time	PCR[SRC]=11b	25 pF	33.0		ns
			PCR[SRC]=10b	50 pF	80.0		ns
			PCR[SRC]=01b	50 pF	200.0		ns
2	t _{CSV}	PCS valid after SCK ⁶	PCR[SRC]=11b	25 pF	7		ns
			PCR[SRC]=10b	50 pF	8		ns
			PCR[SRC]=01b	50 pF	18		ns
			PCS: PCR[SRC]=01b	50 pF	45		ns
			SCK: PCR[SRC]=10b				

Table continues on the next page ...



Figure 40. DSPI LVDS and CMOS master timing – output only – modified transfer format MTFE = 1, CHPA = 1

3.13.10 FEC timing

3.13.10.1 MII receive signal timing (RXD[3:0], RX_DV, and RX_CLK)

The receiver functions correctly up to a RX_CLK maximum frequency of 25 MHz +1%. There is no minimum frequency requirement. The system clock frequency must be at least equal to or greater than the RX_CLK frequency.

Symbol	Characteristic	Value		Linit
		Min	Мах	Onit
M1	RXD[3:0], RX_DV to RX_CLK setup	5	—	ns
M2	RX_CLK to RXD[3:0], RX_DV hold	5	—	ns
M3	RX_CLK pulse width high	35%	65%	RX_CLK period
M4	RX_CLK pulse width low	35%	65%	RX_CLK period

Table 48. MII receive signal timing¹

1. All timing specifications valid to the pad input levels defined in I/O pad current specifications.



Figure 42. MII transmit signal timing diagram

3.13.10.3 MII async inputs signal timing (CRS) Table 50. MII async inputs signal timing

Symbol	Characteristic	Value		Lipit
		Min	Max	onn
M9	CRS minimum pulse width	1.5	_	TX_CLK period



Figure 43. MII async inputs timing diagram

3.13.10.4 MII and RMII serial management channel timing (MDIO and MDC)

The FEC functions correctly with a maximum MDC frequency of 2.5 MHz.

 Table 51. MII serial management channel timing¹

Symbol	Characteristic	Value ²		Unit
		Min	Мах	Onit
M10	MDC falling edge to MDIO output invalid (minimum propagation delay)	0	_	ns
M11	MDC falling edge to MDIO output valid (max prop delay)	_	25	ns
M12	MDIO (input) to MDC rising edge setup	10	—	ns
M13	MDIO (input) to MDC rising edge hold	0	—	ns
M14	MDC pulse width high	40%	60%	MDC period
M15	MDC pulse width low	40%	60%	MDC period

1. All timing specifications valid to the pad input levels defined in I/O pad specifications.

2. Output parameters are valid for $C_L = 25 \text{ pF}$, where C_L is the external load to the device. The internal package capacitance is accounted for, and does not need to be subtracted from the 25 pF value



How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

NXP, the NXP logo, Freescale, the Freescale logo, SafeAssure, the SafeAssure logo, and MXC are trademarks of NXP B.V. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© 2013-2016 NXP B.V.

Document Number MPC5777C Revision 9, 06/2016



