



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding [Embedded - CPLDs \(Complex Programmable Logic Devices\)](#)


Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

### Applications of Embedded - CPLDs


#### Details

|                                 |   |
|---------------------------------|---|
| Product Status                  | Active  |
| Programmable Type               | In System Programmable (min 10K program/erase cycles)   |
| Delay Time tpd(1) Max           | 10 ns   |
| Voltage Supply - Internal       | 4.5V ~ 5.5V   |
| Number of Logic Elements/Blocks | -   |
| Number of Macrocells            | 64  |
| Number of Gates                 | -   |
| Number of I/O                   | 64  |
| Operating Temperature           | -40°C ~ 85°C (TA)   |
| Mounting Type                   | Surface Mount   |
| Package / Case                  | 100-TQFP  |
| Supplier Device Package         | 100-TQFP (14x14)  |
| Purchase URL                    | <a href="https://www.e-xfl.com/product-detail/microchip-technology/atf1504as-10au100">https://www.e-xfl.com/product-detail/microchip-technology/atf1504as-10au100</a> |


**44-lead TQFP**  
**Top View**




**44-lead PLCC**  
**Top View**



**68-lead PLCC**  
**Top View**



**84-lead PLCC**  
**Top View**



## **Product Terms and Select Mux**

Each ATF1504AS macrocell has five product terms. Each product term receives as its possible inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

## **OR/XOR/CASCADE Logic**

The ATF1504AS's logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with a little small additional delay.

The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

## **Flip-flop**

The ATF1504AS's flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can be either one of the Global CLK Signals (GCK[0 : 2]) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

## **Output Select and Enable**

The ATF1504AS macrocell output can be selected as registered or combinatorial. The buried feedback signal can be either combinatorial or registered signal regardless of whether the output is combinatorial or registered.

The output enable multiplexer (MOE) controls the output enable signals. Any buffer can be permanently enabled for simple output operation. Buffers can also be permanently disabled to allow use of the pin as an input. In this configuration all the macrocell resources are still available, including the buried feedback, expander and CASCADE logic. The output enable for each macrocell can be selected as either of the two dedicated OE input pins as an I/O pin configured as an input, or as an individual product term.

## **Global Bus/Switch Matrix**

The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 64 macrocells. The switch matrix in each logic block receives as its possible inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins, with Reduced Power Bit turned on. For macrocells in reduced-power mode (reduced-power bit turned on), the reduced-power adder, tRPA, must be added to the AC parameters, which include the data paths  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{IC}$ ,  $t_{ACL}$ ,  $t_{ACH}$  and  $t_{SEXP}$ .

The ATF1504AS macrocell also has an option whereby the power can be reduced on a per macrocell basis. By enabling this power-down option, macrocells that are not used in an application can be turned-down, thereby reducing the overall power consumption of the device.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

## Design Software Support

ATF1504AS designs are supported by several industry-standard third-party tools. Automated fitters allow logic synthesis using a variety of high level description languages and formats.

## Power-up Reset

The ATF1504AS is designed with a power-up reset, a feature critical for state machine initialization. At a point delayed slightly from  $V_{CC}$  crossing  $V_{RST}$ , all registers will be initialized, and the state of each output will depend on the polarity of its buffer. However, due to the asynchronous nature of reset and uncertainty of how  $V_{CC}$  actually rises in the system, the following conditions are required:

1. The  $V_{CC}$  rise must be monotonic,
2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and,
3. The clock must remain stable during  $T_D$ .

The ATF1504AS has two options for the hysteresis about the reset level,  $V_{RST}$ , Small and Large. During the fitting process users may configure the device with the Power-up Reset hysteresis set to Large or Small. Atmel POF2JED users may select the Large option by including the flag "-power\_reset" on the command line after "filename.POF". To allow the registers to be properly reinitialized with the Large hysteresis option selected, the following condition is added:

4. If  $V_{CC}$  falls below 2.0V, it must shut off completely before the device is turned on again.

When the Large hysteresis option is active,  $I_{CC}$  is reduced by several hundred microamps as well.

## Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1504AS fuse patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains accessible.



## Programming

ATF1504AS devices are in-system programmable (ISP) devices utilizing the 4-pin JTAG protocol. This capability eliminates package handling normally required for programming and facilitates rapid design iterations and field changes.

Atmel provides ISP hardware and software to allow programming of the ATF1504AS via the PC. ISP is performed by using either a download cable or a comparable board tester or a simple microprocessor interface.

To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector Format (SVF) files can be created by Atmel provided software utilities.

ATF1504AS devices can also be programmed using standard third-party programmers. With third-party programmer, the JTAG ISP port can be disabled thereby allowing four additional I/O pins to be used for logic.

Contact your local Atmel representatives or Atmel PLD applications for details.

## ISP Programming Protection

The ATF1504AS has a special feature that locks the device and prevents the inputs and I/O from driving if the programming process is interrupted for any reason. The inputs and I/O default to high-Z state during such a condition. In addition the pin-keeper option preserves the former state during device programming, if this circuit were previously programmed on the device. This prevents disturbing the operation of other circuits in the system while the ATF1504AS is being programmed via ISP.

All ATF1504AS devices are initially shipped in the erased state thereby making them ready to use for ISP.

Note: For more information refer to the "Designing for In-System Programmability with Atmel CPLDs" application note.

## DC and AC Operating Conditions

|   | Commercial  | Industrial   |
|---|-------------|--------------|
| Operating Temperature (Ambient)                           | 0°C - 70°C  | -40°C - 85°C |
| V <sub>CCINT</sub> or V <sub>CCIO</sub> (5V) Power Supply | 5V ± 5%     | 5V ± 10%     |
| V <sub>CCIO</sub> (3.3V) Power Supply                     | 3.0V - 3.6V | 3.0V - 3.6V  |

## DC Characteristics

| Symbol                          | Parameter                             | Condition  |           |      | Min  | Typ | Max                     | Units |
|---------------------------------|---------------------------------------|--|-----------|------|------|-----|-------------------------|-------|
| I <sub>IL</sub>                 | Input or I/O Low Leakage Current      | V <sub>IN</sub> = V <sub>CC</sub>  |           |      |      | -2  | -10                     | μA    |
| I <sub>IH</sub>                 | Input or I/O High Leakage Current     |  |           |      |      | 2   | 10                      |       |
| I <sub>OZ</sub>                 | Tri-state Output Off-state Current    | V <sub>O</sub> = V <sub>CC</sub> or GND  |           |      | -40  |     | 40                      | μA    |
| I <sub>CC1</sub>                | Power Supply Current, Standby         | V <sub>CC</sub> = Max<br>V <sub>IN</sub> = 0, V <sub>CC</sub>  | Std Mode  | Com. |      | 105 |                         | mA    |
|                                 |                                       |  |           | Ind. |      | 130 |                         | mA    |
|                                 |                                       |  | “L” Mode  | Com. |      | 10  |                         | μA    |
|                                 |                                       |  |           | Ind. |      | 10  |                         | μA    |
| I <sub>CC2</sub>                | Power Supply Current, Power-down Mode | V <sub>CC</sub> = Max<br>V <sub>IN</sub> = 0, V <sub>CC</sub>  | “PD” Mode |      |      | 1   | 10                      | mA    |
| I <sub>CC3</sub> <sup>(2)</sup> | Current in Reduced-power Mode         | V <sub>CC</sub> = Max<br>V <sub>IN</sub> = 0, V <sub>CC</sub>  | Std Power | Com  |      | 85  |                         | ma    |
|                                 |                                       |  |           | Ind  |      | 105 |                         |       |
| V <sub>CCIO</sub>               | Supply Voltage                        | 5.0V Device Output   |           | Com. | 4.75 |     | 5.25                    | V     |
|                                 |                                       |  |           | Ind. | 4.5  |     | 5.5                     | V     |
| V <sub>CCIO</sub>               | Supply Voltage                        | 3.3V Device Output   |           |      | 3.0  |     | 3.6                     | V     |
| V <sub>IL</sub>                 | Input Low Voltage                     |  |           |      | -0.3 |     | 0.8                     | V     |
| V <sub>IH</sub>                 | Input High Voltage                    |  |           |      | 2.0  |     | V <sub>CCIO</sub> + 0.3 | V     |
| V <sub>OL</sub>                 | Output Low Voltage (TTL)              | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>CCIO</sub> = MIN, I <sub>OL</sub> = 12 mA   |           | Com. |      |     | 0.45                    | V     |
|                                 |                                       |  |           | Ind. |      |     |                         |       |
|                                 | Output Low Voltage (CMOS)             | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>CC</sub> = MIN, I <sub>OL</sub> = 0.1 mA    |           | Com. |      |     | .2                      | V     |
|                                 |                                       |  |           | Ind. |      |     | .2                      | V     |
| V <sub>OH</sub>                 | Output High Voltage (TTL)             | V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub><br>V <sub>CCIO</sub> = MIN, I <sub>OH</sub> = -4.0 mA |           |      | 2.4  |     |                         | V     |

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.  
2. When macrocell reduced-power feature is enabled.

## Pin Capacitance

|                  | Typ | Max | Units | Conditions                         |
|------------------|-----|-----|-------|------------------------------------|
| C <sub>IN</sub>  | 8   | 10  | pF    | V <sub>IN</sub> = 0V; f = 1.0 MHz  |
| C <sub>I/O</sub> | 8   | 10  | pF    | V <sub>OUT</sub> = 0V; f = 1.0 MHz |

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.  
The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.

## Absolute Maximum Ratings\*

|  |                                |
|--|--------------------------------|
| Temperature Under Bias .....   | -40°C to +85°C                 |
| Storage Temperature .....  | -65°C to +150°C                |
| Voltage on Any Pin with<br>Respect to Ground .....                         | -2.0V to +7.0V <sup>(1)</sup>  |
| Voltage on Input Pins<br>with Respect to Ground<br>During Programming..... | -2.0V to +14.0V <sup>(1)</sup> |
| Programming Voltage with<br>Respect to Ground .....                        | -2.0V to +14.0V <sup>(1)</sup> |

**\*NOTICE:** Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note:** 1. Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is  $V_{CC} + 0.75V$  DC, which may overshoot to 7.0V for pulses of less than 20 ns.

## AC Characteristics


| Symbol     | Parameter  | -7  |     | -10 |     | -15  |     | -20 |     | -25 |     | Units |
|------------|--|-----|-----|-----|-----|------|-----|-----|-----|-----|-----|-------|
|            |  | Min | Max | Min | Max | Min  | Max | Min | Max | Min | Max |       |
| $t_{PD1}$  | Input or Feedback to Non-registered Output       |     | 7.5 |     | 10  | 3    | 15  |     | 20  |     | 25  | ns    |
| $t_{PD2}$  | I/O Input or Feedback to Non-registered Feedback |     | 7   |     | 9   | 3    | 12  |     | 16  |     | 25  | ns    |
| $t_{SU}$   | Global Clock Setup Time                          | 6   |     | 7   |     | 11   |     | 16  |     | 20  |     | ns    |
| $t_H$      | Global Clock Hold Time                           | 0   |     | 0   |     | 0    |     | 0   |     | 0   |     | ns    |
| $t_{FSU}$  | Global Clock Setup Time of Fast Input            | 3   |     | 3   |     | 3    |     | 3   |     | 5   |     | ns    |
| $t_{FH}$   | Global Clock Hold Time of Fast Input             | 0.5 |     | 0.5 |     | 1.0  |     | 1.5 |     | 2   |     | ns    |
| $t_{COP}$  | Global Clock to Output Delay                     |     | 4.5 |     | 5   |      | 8   |     | 10  |     | 13  | ns    |
| $t_{CH}$   | Global Clock High Time                           | 3   |     | 4   |     | 5    |     | 6   |     | 7   |     | ns    |
| $t_{CL}$   | Global Clock Low Time                            | 3   |     | 4   |     | 5    |     | 6   |     | 7   |     | ns    |
| $t_{ASU}$  | Array Clock Setup Time                           | 3   |     | 3   |     | 4    |     | 4   |     | 5   |     | ns    |
| $t_{AH}$   | Array Clock Hold Time                            | 2   |     | 3   |     | 4    |     | 5   |     | 6   |     | ns    |
| $t_{ACOP}$ | Array Clock Output Delay                         |     | 7.5 |     | 10  |      | 15  |     | 20  |     | 25  | ns    |
| $t_{ACH}$  | Array Clock High Time                            | 3   |     | 4   |     | 6    |     | 8   |     | 10  |     | ns    |
| $t_{ACL}$  | Array Clock Low Time                             | 3   |     | 4   |     | 6    |     | 8   |     | 10  |     | ns    |
| $t_{CNT}$  | Minimum Clock Global Period                      |     | 8   |     | 10  |      | 13  |     | 17  |     | 22  | ns    |
| $f_{CNT}$  | Maximum Internal Global Clock Frequency          | 125 |     | 100 |     | 76.9 |     | 66  |     | 50  |     | MHz   |
| $t_{ACNT}$ | Minimum Array Clock Period                       |     | 8   |     | 10  |      | 13  |     | 17  |     | 22  | ns    |
| $f_{ACNT}$ | Maximum Internal Array Clock Frequency           | 125 |     | 100 |     | 76.9 |     | 66  |     | 50  |     | MHz   |

## AC Characteristics (Continued)

| Symbol            | Parameter   | -7    |     | -10 |     | -15 |     | -20  |     | -25 |     | Units |
|-------------------|---|-------|-----|-----|-----|-----|-----|------|-----|-----|-----|-------|
|                   |   | Min   | Max | Min | Max | Min | Max | Min  | Max | Min | Max |       |
| $f_{\text{MAX}}$  | Maximum Clock Frequency   | 166.7 |     | 125 |     | 100 |     | 83.3 |     | 60  |     | MHz   |
| $t_{\text{IN}}$   | Input Pad and Buffer Delay  |       | 0.5 |     | 0.5 |     | 2   |      | 2   |     | 2   | ns    |
| $t_{\text{IO}}$   | I/O Input Pad and Buffer Delay  |       | 0.5 |     | 0.5 |     | 2   |      | 2   |     | 2   | ns    |
| $t_{\text{FIN}}$  | Fast Input Delay  |       | 1   |     | 1   |     | 2   |      | 2   |     | 2   | ns    |
| $t_{\text{SEXP}}$ | Foldback Term Delay   |       | 4   |     | 5   |     | 8   |      | 10  |     | 12  | ns    |
| $t_{\text{PEXP}}$ | Cascade Logic Delay   |       | 0.8 |     | 0.8 |     | 1   |      | 1   |     | 1.2 | ns    |
| $t_{\text{LAD}}$  | Logic Array Delay   |       | 3   |     | 5   |     | 6   |      | 7   |     | 8   | ns    |
| $t_{\text{LAC}}$  | Logic Control Delay   |       | 3   |     | 5   |     | 6   |      | 7   |     | 8   | ns    |
| $t_{\text{IOE}}$  | Internal Output Enable Delay  |       | 2   |     | 2   |     | 3   |      | 3   |     | 4   | ns    |
| $t_{\text{OD1}}$  | Output Buffer and Pad Delay<br>(Slow slew rate = OFF;<br>$V_{\text{CCIO}} = 5\text{V}$ ; $C_L = 35\text{ pF}$ )                 |       | 2   |     | 1.5 |     | 4   |      | 5   |     | 6   | ns    |
| $t_{\text{OD2}}$  | Output Buffer and Pad Delay<br>(Slow slew rate = OFF;<br>$V_{\text{CCIO}} = 3.3\text{V}$ ; $C_L = 35\text{ pF}$ )               |       | 2.5 |     | 2.0 |     | 5   |      | 6   |     | 7   | ns    |
| $t_{\text{OD3}}$  | Output Buffer and Pad Delay<br>(Slow slew rate = ON;<br>$V_{\text{CCIO}} = 5\text{V}$ or $3.3\text{V}$ ; $C_L = 35\text{ pF}$ ) |       | 5   |     | 5.5 |     | 8   |      | 10  |     | 10  | ns    |

Note: See ordering information for valid part numbers.

## Timing Model






## AC Characteristics (Continued)

| Symbol     | Parameter  | -7  |     | -10 |     | -15 |     | -20 |     | -25 |     | Units |
|------------|--|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-------|
|            |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |       |
| $t_{ZX1}$  | Output Buffer Enable Delay<br>(Slow slew rate = OFF;<br>$V_{CCIO} = 5.0V$ ; $C_L = 35$ pF)     |     | 4.0 |     | 5.0 |     | 7   |     | 9   |     | 10  | ns    |
| $t_{ZX2}$  | Output Buffer Enable Delay<br>(Slow slew rate = OFF;<br>$V_{CCIO} = 3.3V$ ; $C_L = 35$ pF)     |     | 4.5 |     | 5.5 |     | 7   |     | 9   |     | 10  | ns    |
| $t_{ZX3}$  | Output Buffer Enable Delay<br>(Slow slew rate = ON;<br>$V_{CCIO} = 5.0V/3.3V$ ; $C_L = 35$ pF) |     | 9   |     | 9   |     | 10  |     | 11  |     | 12  | ns    |
| $t_{XZ}$   | Output Buffer Disable Delay<br>( $C_L = 5$ pF)   |     | 4   |     | 5   |     | 6   |     | 7   |     | 8   | ns    |
| $t_{SU}$   | Register Setup Time  | 3   |     | 3   |     | 4   |     | 5   |     | 6   |     | ns    |
| $t_H$      | Register Hold Time   | 2   |     | 3   |     | 4   |     | 5   |     | 6   |     | ns    |
| $t_{FSU}$  | Register Setup Time of Fast Input  | 3   |     | 3   |     | 2   |     | 2   |     | 3   |     | ns    |
| $t_{FH}$   | Register Hold Time of Fast Input   | 0.5 |     | 0.5 |     | 2   |     | 2   |     | 2.5 |     | ns    |
| $t_{RD}$   | Register Delay   |     | 1   |     | 2   |     | 1   |     | 2   |     | 2   | ns    |
| $t_{COMB}$ | Combinatorial Delay  |     | 1   |     | 2   |     | 1   |     | 2   |     | 2   | ns    |
| $t_{IC}$   | Array Clock Delay  |     | 3   |     | 5   |     | 6   |     | 7   |     | 8   | ns    |
| $t_{EN}$   | Register Enable Time   |     | 3   |     | 5   |     | 6   |     | 7   |     | 8   | ns    |
| $t_{GLOB}$ | Global Control Delay   |     | 1   |     | 1   |     | 1   |     | 1   |     | 1   | ns    |
| $t_{PRE}$  | Register Preset Time   |     | 2   |     | 3   |     | 4   |     | 5   |     | 6   | ns    |
| $t_{CLR}$  | Register Clear Time  |     | 2   |     | 3   |     | 4   |     | 5   |     | 6   | ns    |
| $t_{UIM}$  | Switch Matrix Delay  |     | 1   |     | 1   |     | 2   |     | 2   |     | 2   | ns    |
| $t_{RPA}$  | Reduced-power Adder <sup>(2)</sup>   |     | 10  |     | 11  |     | 13  |     | 14  |     | 15  | ns    |

- Notes: 1. See ordering information for valid part numbers.  
2. The  $t_{RPA}$  parameter must be added to the  $t_{LAD}$ ,  $t_{LAC}$ ,  $t_{TIC}$ ,  $t_{ACL}$ , and  $t_{SEXP}$  parameters for macrocells running in the reduced-power mode.



## Input Test Waveforms and Measurement Levels



$t_R$ ,  $t_F = 1.5$  ns typical

## BSC Configuration for Macrocell

Pin BSC




Macrocell BSC


## PCI Compliance

The ATF1504AS also supports the growing need in the industry to support the new Peripheral Component Interconnect (PCI) interface standard in PCI-based designs and specifications. The PCI interface calls for high current drivers, which are much larger than the traditional TTL drivers. In general, PLDs and FPGAs parallel outputs to support the high current load required by the PCI interface. The ATF1504AS allows this without contributing to system noise while delivering low output-to-output skew. Having a programmable high drive option is also possible without increasing output delay or pin capacitance. The PCI electrical characteristics appear on the next page.

### PCI Voltage-to-current Curves for +5V Signaling in Pull-up Mode



### PCI Voltage-to-current Curves for +5V Signaling in Pull-down Mode



## PCI DC Characteristics

| Symbol      | Parameter                  | Conditions                           | Min  | Max            | Units   |
|-------------|----------------------------|--------------------------------------|------|----------------|---------|
| $V_{CC}$    | Supply Voltage             |                                      | 4.75 | 5.25           | V       |
| $V_{IH}$    | Input High Voltage         |                                      | 2.0  | $V_{CC} + 0.5$ | V       |
| $V_{IL}$    | Input Low Voltage          |                                      | -0.5 | 0.8            | V       |
| $I_{IH}$    | Input High Leakage Current | $V_{IN} = 2.7V$                      |      | 70             | $\mu A$ |
| $I_{IL}$    | Input Low Leakage Current  | $V_{IN} = 0.5V$                      |      | -70            | $\mu A$ |
| $V_{OH}$    | Output High Voltage        | $I_{OUT} = -2\text{ mA}$             | 2.4  |                | V       |
| $V_{OL}$    | Output Low Voltage         | $I_{OUT} = 3\text{ mA}, 6\text{ mA}$ |      | 0.55           | V       |
| $C_{IN}$    | Input Pin Capacitance      |                                      |      | 10             | pF      |
| $C_{CLK}$   | CLK Pin Capacitance        |                                      |      | 12             | pF      |
| $C_{IDSEL}$ | IDSEL Pin Capacitance      |                                      |      | 8              | pF      |
| $L_{PIN}$   | Pin Inductance             |                                      |      | 20             | nH      |

Note: Leakage current is with pin-keeper off.

## PCI AC Characteristics

| Symbol       | Parameter                          | Conditions               | Min                           | Max        | Units   |
|--------------|------------------------------------|--------------------------|-------------------------------|------------|---------|
| $I_{OH(AC)}$ | Switching Current High (Test High) | $0 < V_{OUT} \leq 1.4$   | -44                           |            | mA      |
|              |                                    | $1.4 < V_{OUT} < 2.4$    | $-44 + (V_{OUT} - 1.4)/0.024$ |            | mA      |
|              |                                    | $3.1 < V_{OUT} < V_{CC}$ |                               | Equation A | mA      |
|              |                                    | $V_{OUT} = 3.1V$         |                               | -142       | $\mu A$ |
| $I_{OL(AC)}$ | Switching Current Low (Test Point) | $V_{OUT} > 2.2V$         | 95                            |            | mA      |
|              |                                    | $2.2 > V_{OUT} > 0$      | $V_{OUT}/0.023$               |            | mA      |
|              |                                    | $0.1 > V_{OUT} > 0$      |                               | Equation B | mA      |
|              |                                    | $V_{OUT} = 0.71$         |                               | 206        | mA      |
| $I_{CL}$     | Low Clamp Current                  | $-5 < V_{IN} \leq -1$    | $-25 + (V_{IN} + 1)/0.015$    |            | mA      |
| $SLEW_R$     | Output Rise Slew Rate              | 0.4V to 2.4V load        | 0.5                           | 3          | V/ns    |
| $SLEW_F$     | Output Fall Slew Rate              | 2.4V to 0.4V load        | 0.5                           | 3          | V/ns    |

- Notes:
- Equation A:  $I_{OH} = 11.9 (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$  for  $V_{CC} > V_{OUT} > 3.1V$ .
  - Equation B:  $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$  for  $0V < V_{OUT} < 0.71V$ .

## ATF1504AS Dedicated Pinouts


| Dedicated Pin      | 44-lead<br>TQFP | 44-lead<br>J-lead | 68-lead<br>J-lead                | 84-lead<br>J-lead                | 100-lead<br>PQFP  | 100-lead<br>TQFP  |
|--------------------|-----------------|-------------------|----------------------------------|----------------------------------|---|---|
| INPUT/OE2/GCLK2    | 40              | 2                 | 2                                | 2                                | 92  | 90  |
| INPUT/GCLR         | 39              | 1                 | 1                                | 1                                | 91  | 89  |
| INPUT/OE1          | 38              | 44                | 68                               | 84                               | 90  | 88  |
| INPUT/GCLK1        | 37              | 43                | 67                               | 83                               | 89  | 87  |
| I/O /GCLK3         | 35              | 41                | 65                               | 81                               | 87  | 85  |
| I/O/PD (1,2)       | 5, 19           | 11, 25            | 17, 37                           | 20, 46                           | 14, 44  | 12, 42  |
| I/O/TDI (JTAG)     | 1               | 7                 | 12                               | 14                               | 6   | 4   |
| I/O/TMS (JTAG)     | 7               | 13                | 19                               | 23                               | 17  | 15  |
| I/O/TCK (JTAG)     | 26              | 32                | 50                               | 62                               | 64  | 62  |
| I/O/TDO (JTAG)     | 32              | 38                | 57                               | 71                               | 75  | 73  |
| GND                | 4, 16, 24, 36   | 10, 22, 30, 42    | 6, 16, 26, 34,<br>38, 48, 58, 66 | 7, 19, 32, 42,<br>47, 59, 72, 82 | 13, 28, 40, 45,<br>61, 76, 88, 97                                   | 11, 26, 38, 43,<br>59, 74, 86, 95                                   |
| V <sub>CCINT</sub> | 9, 17, 29, 41   | 3, 15, 23, 35     | 3, 35                            | 3, 43                            | 41, 93  | 39, 91  |
| V <sub>CCIO</sub>  | —               | —                 | 11, 21, 31, 43,<br>53, 63        | 13, 26, 38, 53,<br>66, 78        | 5, 20, 36, 53,<br>68, 84  | 3, 18, 34, 51,<br>66, 82  |
| N/C                | —               | —                 | —                                | —                                | 1, 2, 7, 9,<br>24, 26, 29, 30,<br>51, 52, 55, 57,<br>72, 74, 79, 80 | 1, 2, 5, 7, 22,<br>24, 27, 28, 49,<br>50, 53, 55, 70,<br>72, 77, 78 |
| # of Signal Pins   | 36              | 36                | 52                               | 68                               | 68  | 68  |
| # User I/O Pins    | 32              | 32                | 48                               | 64                               | 64  | 64  |

OE (1, 2)      Global OE Pins  
 GCLR          Global Clear Pin  
 GCLK (1, 2, 3)      Global Clock Pins  
 PD (1, 2)      Power down pins  
 TDI, TMS, TCK, TDO      JTAG pins used for boundary-scan testing or in-system programming  
 GND          Ground Pins  
 V<sub>CCINT</sub>      VCC pins for the device (+5V - Internal)  
 V<sub>CCIO</sub>      VCC pins for output drivers (for I/O pins) (+5V or 3.3V - I/Os)


## ATF1504AS I/O Pinouts

| MC         | PLC       | 44-lead<br>PLCC | 44-lead<br>TQFP | 68-lead<br>PLCC | 84-lead<br>PLCC | 100-lead<br>PQFP | 100-lead<br>TQFP | MC         | PLC         | 44-lead<br>PLCC | 44-lead<br>TQFP | 68-lead<br>PLCC | 84-lead<br>PLCC | 100-lead<br>PQFP | 100-lead<br>TQFP |
|------------|-----------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|------------|-------------|-----------------|-----------------|-----------------|-----------------|------------------|------------------|
| 1          | A         | 12              | 6               | 18              | 22              | 16               | 14               | 33         | C           | 24              | 18              | 36              | 44              | 42               | 40               |
| 2          | A         | —               | —               | —               | 21              | 15               | 13               | 34         | C           | —               | —               | —               | 45              | 43               | 41               |
| 3          | A/<br>PD1 | 11              | 5               | 17              | 20              | 14               | 12               | 35         | C/<br>PD2   | 25              | 19              | 37              | 46              | 44               | 42               |
| 4          | A         | 9               | 3               | 15              | 18              | 12               | 10               | 36         | C           | 26              | 20              | 39              | 48              | 46               | 44               |
| 5          | A         | 8               | 2               | 14              | 17              | 11               | 9                | 37         | C           | 27              | 21              | 40              | 49              | 47               | 45               |
| 6          | A         | —               | —               | 13              | 16              | 10               | 8                | 38         | C           | —               | —               | 41              | 50              | 48               | 46               |
| 7          | A         | —               | —               | —               | 15              | 8                | 6                | 39         | C           | —               | —               | —               | 51              | 49               | 47               |
| 8/<br>TDI  | A         | 7               | 1               | 12              | 14              | 6                | 4                | 40         | C           | 28              | 22              | 42              | 52              | 50               | 48               |
| 9          | A         | —               | —               | 10              | 12              | 4                | 100              | 41         | C           | 29              | 23              | 44              | 54              | 54               | 52               |
| 10         | A         | —               | —               | —               | 11              | 3                | 99               | 42         | C           | —               | —               | —               | 55              | 56               | 54               |
| 11         | A         | 6               | 44              | 9               | 10              | 100              | 98               | 43         | C           | —               | —               | 45              | 56              | 58               | 56               |
| 12         | A         | —               | —               | 8               | 9               | 99               | 97               | 44         | C           | —               | —               | 46              | 57              | 59               | 57               |
| 13         | A         | —               | —               | 7               | 8               | 98               | 96               | 45         | C           | —               | —               | 47              | 58              | 60               | 58               |
| 14         | A         | 5               | 43              | 5               | 6               | 96               | 94               | 46         | C           | 31              | 25              | 49              | 60              | 62               | 60               |
| 15         | A         | —               | —               | —               | 5               | 95               | 93               | 47         | C           | —               | —               | —               | 61              | 63               | 61               |
| 16         | A         | 4               | 42              | 4               | 4               | 94               | 92               | 48/<br>TCK | C           | 32              | 26              | 50              | 62              | 64               | 62               |
| 17         | B         | 21              | 15              | 33              | 41              | 39               | 37               | 49         | D           | 33              | 27              | 51              | 63              | 65               | 63               |
| 18         | B         | —               | —               | —               | 40              | 38               | 36               | 50         | D           | —               | —               | —               | 64              | 66               | 64               |
| 19         | B         | 20              | 14              | 32              | 39              | 37               | 35               | 51         | D           | 34              | 28              | 52              | 65              | 67               | 65               |
| 20         | B         | 19              | 13              | 30              | 37              | 35               | 33               | 52         | D           | 36              | 30              | 54              | 67              | 69               | 67               |
| 21         | B         | 18              | 12              | 29              | 36              | 34               | 32               | 53         | D           | 37              | 31              | 55              | 68              | 70               | 68               |
| 22         | B         | —               | —               | 28              | 35              | 33               | 31               | 54         | D           | —               | —               | 56              | 69              | 71               | 69               |
| 23         | B         | —               | —               | —               | 34              | 32               | 30               | 55         | D           | —               | —               | —               | 70              | 73               | 71               |
| 24         | B         | 17              | 11              | 27              | 33              | 31               | 29               | 56/<br>TDO | D           | 38              | 32              | 57              | 71              | 75               | 73               |
| 25         | B         | 16              | 10              | 25              | 31              | 27               | 25               | 57         | D           | 39              | 33              | 59              | 73              | 77               | 75               |
| 26         | B         | —               | —               | —               | 30              | 25               | 23               | 58         | D           | —               | —               | —               | 74              | 78               | 76               |
| 27         | B         | —               | —               | 24              | 29              | 23               | 21               | 59         | D           | —               | —               | 60              | 75              | 81               | 79               |
| 28         | B         | —               | —               | 23              | 28              | 22               | 20               | 60         | D           | —               | —               | 61              | 76              | 82               | 80               |
| 29         | B         | —               | —               | 22              | 27              | 21               | 19               | 61         | D           | —               | —               | 62              | 77              | 83               | 81               |
| 30         | B         | 14              | 8               | 20              | 25              | 19               | 17               | 62         | D           | 40              | 34              | 64              | 79              | 85               | 83               |
| 31         | B         | —               | —               | —               | 24              | 18               | 16               | 63         | D           | —               | —               | —               | 80              | 86               | 84               |
| 32/<br>TMS | B         | 13              | 7               | 19              | 23              | 17               | 15               | 64         | D/<br>GCLK3 | 41              | 35              | 65              | 81              | 87               | 85               |


**OUTPUT SINK CURRENT VS. SUPPLY VOLTAGE**  
( $V_{OL} = 0.5V$ ,  $T_A = 25^\circ C$ )




**NORMALIZED TPD**  
**VS. TEMPERATURE ( $V_{CC} = 5.0V$ )**




**NORMALIZED TPD**  
**VS. SUPPLY VOLTAGE ( $T_A = 25^\circ C$ )**




**NORMALIZED TCO**  
**VS. SUPPLY VOLTAGE ( $T_A = 25^\circ C$ )**




**INPUT CURRENT VS. INPUT VOLTAGE**  
( $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ )



**NORMALIZED TSU**  
**VS. SUPPLY VOLTAGE ( $T_A = 25^\circ C$ )**



**OUTPUT SINK CURRENT VS. OUTPUT VOLTAGE**  
( $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ )



## ATF1504AS Ordering Information

| $t_{PD}$<br>(ns) | $t_{CO1}$<br>(ns) | $f_{MAX}$<br>(MHz) | Ordering Code  | Package                                   | Operation Range                |
|------------------|-------------------|--------------------|--|---|--------------------------------|
| 7.5              | 4.5               | 166.7              | ATF1504AS-7 AC44<br>ATF1504AS-7 JC44<br>ATF1504AS-7 JC68<br>ATF1504AS-7 JC84<br>ATF1504AS-7 QC100<br>ATF1504AS-7 AC100       | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Commercial<br>(0°C to 70°C)    |
| 10               | 5                 | 125                | ATF1504AS-10 AC44<br>ATF1504AS-10 JC44<br>ATF1504AS-10 JC68<br>ATF1504AS-10 JC84<br>ATF1504AS-10 QC100<br>ATF1504AS-10 AC100 | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Commercial<br>(0°C to 70°C)    |
| 10               | 5                 | 125                | ATF1504AS-10 AI44<br>ATF1504AS-10 JI44<br>ATF1504AS-10 JI68<br>ATF1504AS-10 JI84<br>ATF1504AS-10 QI100<br>ATF1504AS-10 AI100 | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Industrial<br>(-40°C to +85°C) |
| 15               | 8                 | 100                | ATF1504AS-15 AC44<br>ATF1504AS-15 JC44<br>ATF1504AS-15 JC68<br>ATF1504AS-15 JC84<br>ATF1504AS-15 QC100<br>ATF1500AS-15 AC100 | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Commercial<br>(0°C to 70°C)    |
| 15               | 8                 | 100                | ATF1504AS-15 AI44<br>ATF1504AS-15 JI44<br>ATF1504AS-15 JI68<br>ATF1504AS-15 JI84<br>ATF1504AS-15 QI100<br>ATF1504AS-15 AI100 | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Industrial<br>(-40°C to +85°C) |

## Using “C” Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the “I” to the “C” device (7 ns “C” = 10 ns “I”) and de-rate power by 30%.



## ATF1504ASL Ordering Information


| $t_{PD}$<br>(ns) | $t_{CO1}$<br>(ns) | $f_{MAX}$<br>(MHz) | Ordering Code  | Package                                   | Operation Range                |
|------------------|-------------------|--------------------|--|---|--------------------------------|
| 20               | 12                | 83.3               | ATF1504ASL-20 AC44<br>ATF1504ASL-20 JC44<br>ATF1504ASL-20 JC68<br>ATF1504ASL-20 JC84<br>ATF1504ASL-20 QC100<br>ATF1504ASL-20 AC100 | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Commercial<br>(0°C to 70°C)    |
| 25               | 15                | 70                 | ATF1504ASL-25 AI44<br>ATF1504ASL-25 JI84<br>ATF1504ASL-25 JI68<br>ATF1504ASL-25 JI84<br>ATF1504ASL-25 QI100<br>ATF1504ASL-25 AI100 | 44A<br>44J<br>68J<br>84J<br>100Q1<br>100A | Industrial<br>(-40°C to +85°C) |

### Using “C” Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the “I” to the “C” device (7 ns “C” = 10 ns “I”) and de-rate power by 30%.

# Packaging Information

## 44A – TQFP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN      | NOM   | MAX   | NOTE   |
|--------|----------|-------|-------|--------|
| A      | –        | –     | 1.20  |        |
| A1     | 0.05     | –     | 0.15  |        |
| A2     | 0.95     | 1.00  | 1.05  |        |
| D      | 11.75    | 12.00 | 12.25 |        |
| D1     | 9.90     | 10.00 | 10.10 | Note 2 |
| E      | 11.75    | 12.00 | 12.25 |        |
| E1     | 9.90     | 10.00 | 10.10 | Note 2 |
| B      | 0.30     | –     | 0.45  |        |
| C      | 0.09     | –     | 0.20  |        |
| L      | 0.45     | –     | 0.75  |        |
| e      | 0.80 TYP |       |       |        |

- Notes:
1. This package conforms to JEDEC reference MS-026, Variation ACB.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
  3. Lead coplanarity is 0.10 mm maximum.

10/5/2001



2325 Orchard Parkway  
San Jose, CA 95131

### TITLE

**44A**, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness,  
0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)

### DRAWING NO.


44A

### REV.

B



## 44J – PLCC



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN       | NOM | MAX    | NOTE   |
|--------|-----------|-----|--------|--------|
| A      | 4.191     | —   | 4.572  |        |
| A1     | 2.286     | —   | 3.048  |        |
| A2     | 0.508     | —   | —      |        |
| D      | 17.399    | —   | 17.653 |        |
| D1     | 16.510    | —   | 16.662 | Note 2 |
| E      | 17.399    | —   | 17.653 |        |
| E1     | 16.510    | —   | 16.662 | Note 2 |
| D2/E2  | 14.986    | —   | 16.002 |        |
| B      | 0.660     | —   | 0.813  |        |
| B1     | 0.330     | —   | 0.533  |        |
| e      | 1.270 TYP |     |        |        |

- Notes:
1. This package conforms to JEDEC reference MS-018, Variation AC.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is .010" (0.254 mm) per side. Dimension D1 and E1 include mold mismatch and are measured at the extreme material condition at the upper or lower parting line.
  3. Lead coplanarity is 0.004" (0.102 mm) maximum.

10/04/01



2325 Orchard Parkway  
San Jose, CA 95131

### TITLE

**44J**, 44-lead, Plastic J-leaded Chip Carrier (PLCC)


### DRAWING NO.

44J

### REV.

B

# 100A – TQFP



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

| SYMBOL | MIN      | NOM   | MAX   | NOTE   |
|--------|----------|-------|-------|--------|
| A      | –        | –     | 1.20  |        |
| A1     | 0.05     | –     | 0.15  |        |
| A2     | 0.95     | 1.00  | 1.05  |        |
| D      | 15.75    | 16.00 | 16.25 |        |
| D1     | 13.90    | 14.00 | 14.10 | Note 2 |
| E      | 15.75    | 16.00 | 16.25 |        |
| E1     | 13.90    | 14.00 | 14.10 | Note 2 |
| B      | 0.17     | –     | 0.27  |        |
| C      | 0.09     | –     | 0.20  |        |
| L      | 0.45     | –     | 0.75  |        |
| e      | 0.50 TYP |       |       |        |

- Notes:
1. This package conforms to JEDEC reference MS-026, Variation AED.
  2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
  3. Lead coplanarity is 0.08 mm maximum.

10/5/2001

|  |  |                    |             |
|--|--|--------------------|-------------|
| 2325 Orchard Parkway<br>San Jose, CA 95131 | <b>TITLE</b><br><b>100A</b> , 100-lead, 14 x 14 mm Body Size, 1.0 mm Body Thickness,<br>0.5 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP) | <b>DRAWING NO.</b> | <b>REV.</b> |
|  |  | 100A               | C           |



## **Atmel Headquarters**

### ***Corporate Headquarters***

2325 Orchard Parkway  
San Jose, CA 95131  
TEL 1(408) 441-0311  
FAX 1(408) 487-2600

### ***Europe***

Atmel Sarl  
Route des Arsenaux 41  
Case Postale 80  
CH-1705 Fribourg  
Switzerland  
TEL (41) 26-426-5555  
FAX (41) 26-426-5500

### ***Asia***

Room 1219  
Chinachem Golden Plaza  
77 Mody Road Tsimshatsui  
East Kowloon  
Hong Kong  
TEL (852) 2721-9778  
FAX (852) 2722-1369

### ***Japan***

9F, Tonetsu Shinkawa Bldg.  
1-24-8 Shinkawa  
Chuo-ku, Tokyo 104-0033  
Japan  
TEL (81) 3-3523-3551  
FAX (81) 3-3523-7581

## **Atmel Operations**

### ***Memory***

2325 Orchard Parkway  
San Jose, CA 95131  
TEL 1(408) 441-0311  
FAX 1(408) 436-4314

### ***Microcontrollers***

2325 Orchard Parkway  
San Jose, CA 95131  
TEL 1(408) 441-0311  
FAX 1(408) 436-4314

La Chantryerie  
BP 70602  
44306 Nantes Cedex 3, France  
TEL (33) 2-40-18-18-18  
FAX (33) 2-40-18-19-60

### ***ASIC/ASSP/Smart Cards***

Zone Industrielle  
13106 Rousset Cedex, France  
TEL (33) 4-42-53-60-00  
FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
TEL 1(719) 576-3300  
FAX 1(719) 540-1759

Scottish Enterprise Technology Park  
Maxwell Building  
East Kilbride G75 0QR, Scotland  
TEL (44) 1355-803-000  
FAX (44) 1355-242-743

### ***RF/Automotive***

Theresienstrasse 2  
Postfach 3535  
74025 Heilbronn, Germany  
TEL (49) 71-31-67-0  
FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.  
Colorado Springs, CO 80906  
TEL 1(719) 576-3300  
FAX 1(719) 540-1759

### ***Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom***

Avenue de Rochepleine  
BP 123  
38521 Saint-Egreve Cedex, France  
TEL (33) 4-76-58-30-00  
FAX (33) 4-76-58-34-80

---

### ***e-mail***

literature@atmel.com

### ***Web Site***

<http://www.atmel.com>

## **© Atmel Corporation 2002.**

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

ATMEL® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.



Printed on recycled paper.