



Welcome to **E-XFL.COM**

Understanding Embedded - CPLDs (Complex Programmable Logic Devices)

Embedded - CPLDs, or Complex Programmable Logic Devices, are highly versatile digital logic devices used in electronic systems. These programmable components are designed to perform complex logical operations and can be customized for specific applications. Unlike fixed-function ICs, CPLDs offer the flexibility to reprogram their configuration, making them an ideal choice for various embedded systems. They consist of a set of logic gates and programmable interconnects, allowing designers to implement complex logic circuits without needing custom hardware.

Applications of Embedded - CPLDs


Details	
Product Status	Obsolete
Programmable Type	In System Programmable (min 10K program/erase cycles)
Delay Time tpd(1) Max	25 ns
Voltage Supply - Internal	4.5V ~ 5.5V
Number of Logic Elements/Blocks	-
Number of Macrocells	64
Number of Gates	-
Number of I/O	64
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-TQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/atf1504asl-25ai100

Email: info@E-XFL.COM


Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




44-lead TQFP Top View




44-lead PLCC Top View



68-lead PLCC Top View



84-lead PLCC Top View





Description


The ATF1504AS is a high-performance, high-density complex programmable logic device (CPLD) that utilizes Atmel's proven electrically-erasable memory technology. With 64 logic macrocells and up to 68 inputs, it easily integrates logic from several TTL, SSI, MSI, LSI and classic PLDs. The ATF1504AS's enhanced routing switch matrices increase usable gate count and the odds of successful pin-locked design modifications.

The ATF1504AS has up to 68 bi-directional I/O pins and four dedicated input pins, depending on the type of device package selected. Each dedicated pin can also serve as a global control signal, register clock, register reset or output enable. Each of these control signals can be selected for use individually within each macrocell.

Each of the 64 macrocells generates a buried feedback that goes to the global bus. Each input and I/O pin also feeds into the global bus. The switch matrix in each logic block then selects 40 individual signals from the global bus. Each macrocell also generates a foldback logic term that goes to a regional bus. Cascade logic between macrocells in the ATF1504AS allows fast, efficient generation of complex logic functions. The ATF1504AS contains four such logic chains, each capable of creating sum term logic with a fan-in of up to 40 product terms.

The ATF1504AS macrocell, shown in Figure 1, is flexible enough to support highly-complex logic functions operating at high speed. The macrocell consists of five sections: product terms and product term select multiplexer, OR/XOR/CASCADE logic, a flip-flop, output select and enable, and logic array inputs.

Block Diagram



Unused product terms are automatically disabled by the compiler to decrease power consumption. A security fuse, when programmed, protects the contents of the ATF1504AS. Two bytes (16 bits) of User Signature are accessible to the user for purposes such as storing project name, part number, revision or date. The User Signature is accessible regardless of the state of the security fuse.

The ATF1504AS device is an in-system programmable (ISP) device. It uses the industry-standard 4-pin JTAG interface (IEEE Std. 1149.1), and is fully-compliant with JTAG's Boundary-scan Description Language (BSDL). ISP allows the device to be programmed without removing it from the printed circuit board. In addition to simplifying the manufacturing flow, ISP also allows design modifications to be made in the field via software.





Product Terms and Select Mux

Each ATF1504AS macrocell has five product terms. Each product term receives as its possible inputs all signals from both the global bus and regional bus.

The product term select multiplexer (PTMUX) allocates the five product terms as needed to the macrocell logic gates and control signals. The PTMUX programming is determined by the design compiler, which selects the optimum macrocell configuration.

OR/XOR/CASCADE Logic

The ATF1504AS's logic structure is designed to efficiently support all types of logic. Within a single macrocell, all the product terms can be routed to the OR gate, creating a 5-input AND/OR sum term. With the addition of the CASIN from neighboring macrocells, this can be expanded to as many as 40 product terms with a little small additional delay.

The macrocell's XOR gate allows efficient implementation of compare and arithmetic functions. One input to the XOR comes from the OR sum term. The other XOR input can be a product term or a fixed high- or low-level. For combinatorial outputs, the fixed level input allows polarity selection. For registered functions, the fixed levels allow DeMorgan minimization of product terms. The XOR gate is also used to emulate T- and JK-type flip-flops.

Flip-flop

The ATF1504AS's flip-flop has very flexible data and control functions. The data input can come from either the XOR gate, from a separate product term or directly from the I/O pin. Selecting the separate product term allows creation of a buried registered feedback within a combinatorial output macrocell. (This feature is automatically implemented by the fitter software). In addition to D, T, JK and SR operation, the flip-flop can also be configured as a flow-through latch. In this mode, data passes through when the clock is high and is latched when the clock is low.

The clock itself can be either one of the Global CLK Signals (GCK[0:2]) or an individual product term. The flip-flop changes state on the clock's rising edge. When the GCK signal is used as the clock, one of the macrocell product terms can be selected as a clock enable. When the clock enable function is active and the enable signal (product term) is low, all clock edges are ignored. The flip-flop's asynchronous reset signal (AR) can be either the Global Clear (GCLEAR), a product term, or always off. AR can also be a logic OR of GCLEAR with a product term. The asynchronous preset (AP) can be a product term or always off.

Output Select and Enable

The ATF1504AS macrocell output can be selected as registered or combinatorial. The buried feedback signal can be either combinatorial or registered signal regardless of whether the output is combinatorial or registered.

The output enable multiplexer (MOE) controls the output enable signals. Any buffer can be permanently enabled for simple output operation. Buffers can also be permanently disabled to allow use of the pin as an input. In this configuration all the macrocell resources are still available, including the buried feedback, expander and CASCADE logic. The output enable for each macrocell can be selected as either of the two dedicated OE input pins as an I/O pin configured as an input, or as an individual product term.

Global Bus/Switch Matrix


The global bus contains all input and I/O pin signals as well as the buried feedback signal from all 64 macrocells. The switch matrix in each logic block receives as its possible inputs all signals from the global bus. Under software control, up to 40 of these signals can be selected as inputs to the logic block.



Programmable Pinkeeper Option for Inputs and I/Os

The ATF1504AS offers the option of programming all input and I/O pins so that pinkeeper circuits can be utilized. When any pin is driven high or low and then subsequently left floating, it will stay at that previous high- or low-level. This circuitry prevents unused input and I/O lines from floating to intermediate voltage levels, which causes unnecessary power consumption and system noise. The keeper circuits eliminate the need for external pull-up resistors and eliminate their DC power consumption.


Input Diagram



Speed/Power Management

The ATF1504AS has several built-in speed and power management features. The ATF1504AS contains circuitry that automatically puts the device into a low-power standby mode when no logic transitions are occurring. This not only reduces power consumption during inactive periods, but also provides proportional power savings for most applications running at system speeds below 5 MHz. This feature may be selected as a device option.

I/O Diagram



To further reduce power, each ATF1504AS macrocell has a Reduced Power bit feature. This feature allows individual macrocells to be configured for maximum power savings. This feature may be selected as a design option.

All ATF1504AS also have an optional power-down mode. In this mode, current drops to below 10 mA. When the power-down option is selected, either PD1 or PD2 pins (or both) can be used to power-down the part. The power-down option is selected in the design source file. When enabled, the device goes into power-down when either PD1 or PD2 is high. In the power-down mode, all internal logic signals are latched and held, as are any enabled outputs.

All pin transitions are ignored until the PD pin is brought low. When the power-down feature is enabled, the PD1 or PD2 pin cannot be used as a logic input or output. However, the pin's macrocell may still be used to generate buried foldback and cascade logic signals.

All power-down AC characteristic parameters are computed from external input or I/O pins, with Reduced Power Bit turned on. For macrocells in reduced-power mode (reduced-power bit turned on), the reduced-power adder, tRPA, must be added to the AC parameters, which include the data paths t_{IAD} , t_{IAC} , t_{IC} , t_{ACI} , t_{ACH} and t_{SEXP} .

The ATF1504AS macrocell also has an option whereby the power can be reduced on a per macrocell basis. By enabling this power-down option, macrocells that are not used in an application can be turned-down, thereby reducing the overall power consumption of the device.

Each output also has individual slew rate control. This may be used to reduce system noise by slowing down outputs that do not need to operate at maximum speed. Outputs default to slow switching, and may be specified as fast switching in the design file.

Design Software Support

ATF1504AS designs are supported by several industry-standard third-party tools. Automated fitters allow logic synthesis using a variety of high level description languages and formats.

Power-up Reset

The ATF1504AS is designed with a power-up reset, a feature critical for state machine initialization. At a point delayed slightly from V_{CC} crossing V_{RST} , all registers will be initialized, and the state of each output will depend on the polarity of its buffer. However, due to the asynchronous nature of reset and uncertainty of how V_{CC} actually rises in the system, the following conditions are required:

- 1. The V_{CC} rise must be monotonic,
- 2. After reset occurs, all input and feedback setup times must be met before driving the clock pin high, and,
- 3. The clock must remain stable during T_D.

The ATF1504AS has two options for the hysteresis about the reset level, V_{RST} , Small and Large. During the fitting process users may configure the device with the Power-up Reset hysteresis set to Large or Small. Atmel POF2JED users may select the Large option by including the flag "-power_reset" on the command line after "filename.POF". To allow the registers to be properly reinitialized with the Large hysteresis option selected, the following condition is added:

4. If V_{CC} falls below 2.0V, it must shut off completely before the device is turned on again.

When the Large hysteresis option is active, I_{CC} is reduced by several hundred microamps as well.

Security Fuse Usage

A single fuse is provided to prevent unauthorized copying of the ATF1504AS fuse patterns. Once programmed, fuse verify is inhibited. However, the 16-bit User Signature remains accessible.



DC and AC Operating Conditions

	Commercial	Industrial
Operating Temperature (Ambient)	0°C - 70°C	-40°C - 85°C
V _{CCINT} or V _{CCIO} (5V) Power Supply	5V ± 5%	5V ± 10%
V _{CCIO} (3.3V) Power Supply	3.0V - 3.6V	3.0V - 3.6V

DC Characteristics

Symbol	Parameter	Condition		Min	Тур	Max	Units	
I _{IL}	Input or I/O Low Leakage Current	$V_{IN} = V_{CC}$	$V_{IN} = V_{CC}$			-2	-10	μΑ
I _{IH}	Input or I/O High Leakage Current					2	10	
I _{OZ}	Tri-state Output Off-state Current	$V_O = V_{CC}$ or G	V _O = V _{CC} or GND				40	μΑ
			Std Mode	Com.		105		mA
1	Power Supply Current,	V _{CC} = Max	Sta Mode	Ind.		130		mA
I _{CC1}	Standby	$V_{IN} = 0, V_{CC}$	"L" Mode	Com.		10		μΑ
			Livioue	Ind.		10		μΑ
I _{CC2}	Power Supply Current, Power-down Mode	$V_{CC} = Max$ $V_{IN} = 0, V_{CC}$	"PD" Mode			1	10	mA
ı (2)	Current in Reduced-power	V _{CC} = Max	Std Power	Com		85		ma
I _{CC3} ⁽²⁾	Mode	$V_{IN} = 0$, VCC	Sid Power	Ind		105		
V	Supply Voltage	5.0V Device C	utout	Com.	4.75		5.25	V
V _{CCIO}	Supply Voltage	5.0V Device C	ruipui	Ind.	4.5		5.5	V
V _{CCIO}	Supply Voltage	3.3V Device C	utput		3.0		3.6	V
V _{IL}	Input Low Voltage				-0.3		0.8	V
V _{IH}	Input High Voltage				2.0		V _{CCIO} + 0.3	V
	Output Low Voltage (TTL)	$V_{IN} = V_{IH} \text{ or } V_{II}$	L	Com.			0.45	V
V	Output Low Voltage (TTL)	V _{CCIO} = MIN, I	_{OL} = 12 mA	Ind.				
V_{OL}	Output Low Voltage (CMOC)	$V_{IN} = V_{IH} \text{ or } V_{II}$		Com.			.2	V
	Output Low Voltage (CMOS)	\		Ind.			.2	V
V _{OH}	Output High Voltage (TTL)		$V_{IN} = V_{IH}$ or V_{IL} $V_{CCIO} = MIN$, $I_{OH} = -4.0$ mA					V

Notes: 1. Not more than one output at a time should be shorted. Duration of short circuit test should not exceed 30 sec.

Pin Capacitance

	Тур	Max	Units	Conditions
C _{IN}	8	10	pF	V _{IN} = 0V; f = 1.0 MHz
C _{I/O}	8	10	pF	V _{OUT} = 0V; f = 1.0 MHz

Note: Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested. The OGI pin (high-voltage pin during programming) has a maximum capacitance of 12 pF.



 $^{2. \ \} When \ macrocell \ reduced-power \ feature \ is \ enabled.$



Absolute Maximum Ratings*

Temperature Under Bias -40°C to +85°C

Storage Temperature -65°C to +150°C

Voltage on Any Pin with
Respect to Ground -2.0V to +7.0V⁽¹⁾

Voltage on Input Pins
with Respect to Ground
During Programming -2.0V to +14.0V⁽¹⁾

Programming Voltage with
Respect to Ground -2.0V to +14.0V⁽¹⁾

*NOTICE:

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note:

Minimum voltage is -0.6V DC, which may undershoot to -2.0V for pulses of less than 20 ns. Maximum output pin voltage is V_{CC} + 0.75V DC, which may overshoot to 7.0V for pulses of less than 20 ns.

AC Characteristics


		-7	7	-	10	-1	15	-2	20	-2	25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
t _{PD1}	Input or Feedback to Non-registered Output		7.5		10	3	15		20		25	ns
t _{PD2}	I/O Input or Feedback to Non-registered Feedback		7		9	3	12		16		25	ns
t _{SU}	Global Clock Setup Time	6		7		11		16		20		ns
t _H	Global Clock Hold Time	0		0		0		0		0		ns
t _{FSU}	Global Clock Setup Time of Fast Input	3		3		3		3		5		ns
t _{FH}	Global Clock Hold Time of Fast Input	0.5		0.5		1.0		1.5		2		ns
t _{COP}	Global Clock to Output Delay		4.5		5		8		10		13	ns
t _{CH}	Global Clock High Time	3		4		5		6		7		ns
t _{CL}	Global Clock Low Time	3		4		5		6		7		ns
t _{ASU}	Array Clock Setup Time	3		3		4		4		5		ns
t _{AH}	Array Clock Hold Time	2		3		4		5		6		ns
t _{ACOP}	Array Clock Output Delay		7.5		10		15		20		25	ns
t _{ACH}	Array Clock High Time	3		4		6		8		10		ns
t _{ACL}	Array Clock Low Time	3		4		6		8		10		ns
t _{CNT}	Minimum Clock Global Period		8		10		13		17		22	ns
f _{CNT}	Maximum Internal Global Clock Frequency	125		100		76.9		66		50		MHz
t _{ACNT}	Minimum Array Clock Period		8		10		13		17		22	ns
f _{ACNT}	Maximum Internal Array Clock Frequency	125		100		76.9		66		50		MHz

AC Characteristics (Continued)

		-7	7		10	_	15	-2	20	-2	25	
Symbol	Parameter	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Units
f _{MAX}	Maximum Clock Frequency	166.7		125		100		83.3		60		MHz
t _{IN}	Input Pad and Buffer Delay		0.5		0.5		2		2		2	ns
t _{IO}	I/O Input Pad and Buffer Delay		0.5		0.5		2		2		2	ns
t _{FIN}	Fast Input Delay		1		1		2		2		2	ns
t _{SEXP}	Foldback Term Delay		4		5		8		10		12	ns
t _{PEXP}	Cascade Logic Delay		0.8		0.8		1		1		1.2	ns
t _{LAD}	Logic Array Delay		3		5		6		7		8	ns
t _{LAC}	Logic Control Delay		3		5		6		7		8	ns
t _{IOE}	Internal Output Enable Delay		2		2		3		3		4	ns
t _{OD1}	Output Buffer and Pad Delay (Slow slew rate = OFF; V _{CCIO} = 5V; C _L = 35 pF)		2		1.5		4		5		6	ns
t _{OD2}	Output Buffer and Pad Delay (Slow slew rate = OFF; V _{CCIO} = 3.3V; C _L = 35 pF)		2.5		2.0		5		6		7	ns
t _{OD3}	Output Buffer and Pad Delay (Slow slew rate = ON; $V_{CCIO} = 5V$ or 3.3V; $C_L = 35$ pF)		5		5.5		8		10		10	ns

Note: See ordering information for valid part numbers.

Timing Model



Output AC Test Loads

$$R1 = 464$$
 Ω OUTPUT PIN $R2 = 250$ Ω CL = 35 pF

Note: *Numbers in parenthesis refer to 3.0V operating conditions (preliminary).

Power-down Mode

The ATF1504AS includes an optional pin-controlled power-down feature. When this mode is enabled, the PD pin acts as the power-down pin. When the PD pin is high, the device supply current is reduced to less than 10 mA. During power-down, all output data and internal logic states are latched internally and held. Therefore, all registered and combinatorial output data remain valid. Any outputs that were in a high-Z state at the onset will remain at high-Z. During power-down, all input signals except the power-down pin are blocked. Input and I/O hold latches remain active to ensure that pins do not float to indeterminate levels, further reducing system power. The power-down mode feature is enabled in the logic design file or as a fitted or translated s/w option. Designs using the power-down pin may not use the PD pin as a logic array input. However, all other PD pin macrocell resources may still be used, including the buried feedback and foldback product term array inputs.

Power Down AC Characteristics(1)(2)

		-7			10	-	15	-2	20	-2	25	
Symbol	Parameter	Min	Max	Units								
t _{IVDH}	Valid I, I/O before PD High	7		10		15		20		25		ns
t _{GVDH}	Valid OE ⁽²⁾ before PD High	7		10		15		20		25		ns
t _{CVDH}	Valid Clock ⁽²⁾ before PD High	7		10		15		20		25		ns
t _{DHIX}	I, I/O Don't Care after PD High		12		15		25		30		35	ns
t _{DHGX}	OE ⁽²⁾ Don't Care after PD High		12		15		25		30		35	ns
t _{DHCX}	Clock ⁽²⁾ Don't Care after PD High		12		15		25		30		35	ns
t _{DLIV}	PD Low to Valid I, I/O		1		1		1		1		1	μs
t _{DLGV}	PD Low to Valid OE (Pin or Term)		1		1		1		1		1	μs
t _{DLCV}	PD Low to Valid Clock (Pin or Term)		1		1		1		1		1	μs
t _{DLOV}	PD Low to Valid Output		1		1		1		1		1	μs

Notes: 1. For slow slew outputs, add t_{SSO} .


2. Pin or product term.

3. Includes t_{RPA} due to reduced power bit enabled.



BSC Configuration for Macrocell

Pin BSC TDO Pin DQ Capture DR TDI Clock Shift



PCI DC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
V _{CC}	Supply Voltage		4.75	5.25	V
V _{IH}	Input High Voltage		2.0	V _{CC} + 0.5	V
V _{IL}	Input Low Voltage		-0.5	0.8	V
I _{IH}	Input High Leakage Current	V _{IN} = 2.7V		70	μA
I _{IL}	Input Low Leakage Current	V _{IN} = 0.5V		-70	μA
V _{OH}	Output High Voltage	I _{OUT} = -2 mA	2.4		V
V _{OL}	Output Low Voltage	I _{OUT} = 3 mA, 6 mA		0.55	V
C _{IN}	Input Pin Capacitance			10	pF
C _{CLK}	CLK Pin Capacitance			12	pF
C _{IDSEL}	IDSEL Pin Capacitance			8	pF
L _{PIN}	Pin Inductance			20	nH

Leakage current is with pin-keeper off. Note:

PCI AC Characteristics

Symbol	Parameter	Conditions	Min	Max	Units
		0 < V _{OUT} ≤ 1.4	-44		mA
	Switching Current High	1.4 < V _{OUT} < 2.4	-44+(V _{OUT} - 1.4)/0.024		mA
I _{OH(AC)}	Current High (Test High)	$3.1 < V_{OUT} < V_{CC}$		Equation A	mA
	, ,	V _{OUT} = 3.1V		-142	μΑ
		V _{OUT} > 2.2V	95		mA
ı	Switching Current Low	2.2 > V _{OUT} > 0	V _{OUT} /0.023		mA
I _{OL(AC)}	(Test Point)	0.1 > V _{OUT} > 0		Equation B	mA
	,	V _{OUT} = 0.71		206	mA
I _{CL}	Low Clamp Current	-5 < V _{IN} ≤ -1	-25+(V _{IN} +1)/0.015		mA
SLEW _R	Output Rise Slew Rate	0.4V to 2.4V load	0.5	3	V/ns
SLEW _F	Output Fall Slew Rate	2.4V to 0.4V load	0.5	3	V/ns

Notes: 1. Equation A: $I_{OH} = 11.9 (V_{OUT} - 5.25) * (V_{OUT} + 2.45)$ for $V_{CC} > V_{OUT} > 3.1$ V. 2. Equation B: $I_{OL} = 78.5 * V_{OUT} * (4.4 - V_{OUT})$ for 0V < $V_{OUT} < 0.71$ V.





ATF1504AS Dedicated Pinouts

	44-lead	44-lead	68-lead	84-lead	100-lead	100-lead
Dedicated Pin	TQFP	J-lead	J-lead	J-lead	PQFP	TQFP
INPUT/OE2/GCLK2	40	2	2	2	92	90
INPUT/GCLR	39	1	1	1	91	89
INPUT/OE1	38	44	68	84	90	88
INPUT/GCLK1	37	43	67	83	89	87
I/O /GCLK3	35	41	65	81	87	85
I/O/PD (1,2)	5, 19	11, 25	17, 37	20, 46	14, 44	12, 42
I/O/TDI (JTAG)	1	7	12	14	6	4
I/O/TMS (JTAG)	7	13	19	23	17	15
I/O/TCK (JTAG)	26	32	50	62	64	62
I/O/TDO (JTAG)	32	38	57	71	75	73
GND	4, 16, 24, 36	10, 22, 30, 42	6, 16, 26, 34, 38, 48, 58, 66	7, 19, 32, 42, 47, 59, 72, 82	13, 28, 40, 45, 61, 76, 88, 97	11, 26, 38, 43, 59, 74, 86, 95
V _{CCINT}	9, 17, 29, 41	3, 15, 23, 35	3, 35	3, 43	41, 93	39, 91
V _{ccio}	_	_	11, 21, 31, 43, 53, 63	13, 26, 38, 53, 66, 78	5, 20, 36, 53, 68, 84	3, 18, 34, 51, 66, 82
N/C	-	-	_	_	1, 2, 7, 9, 24, 26, 29, 30, 51, 52, 55, 57, 72, 74, 79, 80	' ' ' '
# of Signal Pins	36	36	52	68	68	68
# User I/O Pins	32	32	48	64	64	64

OE (1, 2) Global OE Pins
GCLR Global Clear Pin
GCLK (1, 2, 3) Global Clock Pins
PD (1, 2) Power down pins

TDI, TMS, TCK, TDO JTAG pins used for boundary-scan testing or in-system programming

GND Ground Pins


V_{CCINT} VCC pins for the device (+5V - Internal)


 V_{CCIO} VCC pins for output drivers (for I/O pins) (+5V or 3.3V - I/Os)


ATF1504AS I/O Pinouts


МС	PLC	44- lead PLCC	44- lead TQFP	68- lead PLCC	84- lead PLCC	100- lead PQFP	100- lead TQFP	мс	PLC	44- lead PLCC	44- lead TQFP	68- lead PLCC	84- lead PLCC	100- lead PQFP	100- lead TQFP
1	Α	12	6	18	22	16	14	33	С	24	18	36	44	42	40
2	Α	-	-	-	21	15	13	34	С	-	_	-	45	43	41
3	A/ PD1	11	5	17	20	14	12	35	C/ PD2	25	19	37	46	44	42
4	Α	9	3	15	18	12	10	36	С	26	20	39	48	46	44
5	Α	8	2	14	17	11	9	37	С	27	21	40	49	47	45
6	Α	_	_	13	16	10	8	38	С	_	_	41	50	48	46
7	Α	-	_	_	15	8	6	39	С	_	_	_	51	49	47
8/ TDI	Α	7	1	12	14	6	4	40	С	28	22	42	52	50	48
9	Α	_	_	10	12	4	100	41	С	29	23	44	54	54	52
10	Α	_	_	_	11	3	99	42	С	_	_	_	55	56	54
11	Α	6	44	9	10	100	98	43	С	_	_	45	56	58	56
12	Α	_	_	8	9	99	97	44	С	_	_	46	57	59	57
13	Α	_	_	7	8	98	96	45	С	_	_	47	58	60	58
14	Α	5	43	5	6	96	94	46	С	31	25	49	60	62	60
15	Α	_	_	_	5	95	93	47	С	_	_	_	61	63	61
16	Α	4	42	4	4	94	92	48/ TCK	С	32	26	50	62	64	62
17	В	21	15	33	41	39	37	49	D	33	27	51	63	65	63
18	В	_	_	_	40	38	36	50	D	_	_	-	64	66	64
19	В	20	14	32	39	37	35	51	D	34	28	52	65	67	65
20	В	19	13	30	37	35	33	52	D	36	30	54	67	69	67
21	В	18	12	29	36	34	32	53	D	37	31	55	68	70	68
22	В	_	_	28	35	33	31	54	D	_	_	56	69	71	69
23	В	_	_	_	34	32	30	55	D	_	_	_	70	73	71
24	В	17	11	27	33	31	29	56/ TDO	D	38	32	57	71	75	73
25	В	16	10	25	31	27	25	57	D	39	33	59	73	77	75
26	В	1	-	_	30	25	23	58	D	_	_	_	74	78	76
27	В	_	_	24	29	23	21	59	D	_	_	60	75	81	79
28	В	1	-	23	28	22	20	60	D	-	-	61	76	82	80
29	В	-	-	22	27	21	19	61	D	-	-	62	77	83	81
30	В	14	8	20	25	19	17	62	D	40	34	64	79	85	83
31	В	1	-	-	24	18	16	63	D	-	-	-	80	86	84
32/ TMS	В	13	7	19	23	17	15	64	D/ GCLK3	41	35	65	81	87	85






























ATF1504AS Ordering Information

t _{PD}	t _{co1}	f _{MAX}			
(ns)	(ns)	(MHz)	Ordering Code	Package	Operation Range
7.5	4.5	166.7	ATF1504AS-7 AC44	44A	Commercial
			ATF1504AS-7 JC44	44J	(0°C to 70°C)
			ATF1504AS-7 JC68	68J	
			ATF1504AS-7 JC84	84J	
			ATF1504AS-7 QC100	100Q1	
			ATF1504AS-7 AC100	100A	
10	5	125	ATF1504AS-10 AC44	44A	Commercial
			ATF1504AS-10 JC44	44J	(0°C to 70°C)
			ATF1504AS-10 JC68	68J	
			ATF1504AS-10 JC84	84J	
			ATF1504AS-10 QC100	100Q1	
			ATF1504AS-10 AC100	100A	
10	5	125	ATF1504AS-10 AI44	44A	Industrial
			ATF1504AS-10 JI44	44J	(-40°C to +85°C)
			ATF1504AS-10 JI68	68J	
			ATF1504AS-10 JI84	84J	
			ATF1504AS-10 QI100	100Q1	
			ATF1504AS-10 AI100	100A	
15	8	100	ATF1504AS-15 AC44	44A	Commercial
			ATF1504AS-15 JC44	44J	(0°C to 70°C)
			ATF1504AS-15 JC68	68J	
			ATF1504AS-15 JC84	84J	
			ATF1504AS-15 QC100	100Q1	
			ATF1500AS-15 AC100	100A	
15	8	100	ATF1504AS-15 AI44	44A	Industrial
			ATF1504AS-15 JI44	44J	(-40°C to +85°C)
			ATF1504AS-15 JI68	68J	
			ATF1504AS-15 JI84	84J	
			ATF1504AS-15 QI100	100Q1	
			ATF1504AS-15 AI100	100A	

Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.





ATF1504ASL Ordering Information


t _{PD}	t _{CO1}	f _{MAX} (MHz)	Ordering Code	Package	Operation Range
(ns)	(ns)	` '			
20	12	83.3	ATF1504ASL-20 AC44	44A	Commercial
			ATF1504ASL-20 JC44	44J	(0°C to 70°C)
			ATF1504ASL-20 JC68	68J	
			ATF1504ASL-20 JC84	84J	
			ATF1504ASL-20 QC100	100Q1	
			ATF1504ASL-20 AC100	100A	
25	15	70	ATF1504ASL-25 AI44	44A	Industrial
			ATF1504ASL-25 JI84	44J	(-40°C to +85°C)
			ATF1504ASL-25 JI68	68J	
			ATF1504ASL-25 JI84	84J	
			ATF1504ASL-25 QI100	100Q1	
			ATF1504ASL-25 AI100	100A	

Using "C" Product for Industrial

To use commercial product for Industrial temperature ranges, down-grade one speed grade from the "I" to the "C" device (7 ns "C" = 10 ns "I") and de-rate power by 30%.

Packaging Information

44A - TQFP



COMMON DIMENSIONS (Unit of Measure = mm)

SYMBOL MIN NOM MAX NOTE Α 1.20 _ Α1 0.05 0.15 Α2 0.95 1.00 1.05 12.25 D 11.75 12.00 10.00 10.10 D1 9.90 Note 2 Ε 11.75 12.00 12.25 E1 9.90 10.00 10.10 Note 2 _ В 0.30 0.45 С 0.09 0.20 L 0.45 0.75 0.80 TYP е

Notes:

- 1. This package conforms to JEDEC reference MS-026, Variation ACB.
- 2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 3. Lead coplanarity is 0.10 mm maximum.

10/5/2001

4			
4	11		
_/	Ш	IEL	
	шц	- R	

2325 Orchard Parkway San Jose, CA 95131

TITLE


44A, 44-lead, 10 x 10 mm Body Size, 1.0 mm Body Thickness, 0.8 mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


DRAWING NO.	REV.
44A	В



100Q1 - PQFP

Dimensions in Millimeters and (Inches)*
*Controlling dimensions: millimeters
JEDEC STANDARD MS-022, GC-1





04/11/2001

2325 Orchard Parkway San Jose, CA 95131 **TITLE 100Q1**, 100-lead, 14 x 20 mm Body, 3.2 mm Footprint, 0.65 mm Pitch, Plastic Quad Flat Package (PQFP)

DRAWING NO. REV. 100Q1 A

