



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding [Embedded - Microprocessors](#)

Embedded microprocessors are specialized computing chips designed to perform specific tasks within an embedded system. Unlike general-purpose microprocessors found in personal computers, embedded microprocessors are tailored for dedicated functions within larger systems, offering optimized performance, efficiency, and reliability. These microprocessors are integral to the operation of countless electronic devices, providing the computational power necessary for controlling processes, handling data, and managing communications.

Applications of [Embedded - Microprocessors](#)

Embedded microprocessors are utilized across a broad spectrum of applications, making them indispensable in

Details

| | |
|---------------------------------|---|
| Product Status | Obsolete |
| Core Processor | MIPS32 |
| Number of Cores/Bus Width | 1 Core, 32-Bit |
| Speed | 266MHz |
| Co-Processors/DSP | - |
| RAM Controllers | DDR |
| Graphics Acceleration | No |
| Display & Interface Controllers | - |
| Ethernet | 10/100Mbps (2) |
| SATA | - |
| USB | - |
| Voltage - I/O | 3.3V |
| Operating Temperature | 0°C ~ 70°C (TA) |
| Security Features | - |
| Package / Case | 416-BGA |
| Supplier Device Package | 416-PBGA (27x27) |
| Purchase URL | https://www.e-xfl.com/product-detail/renesas-electronics-america/79rc32k438-266bb |

card application, or as the primary PCI controller in the system. The PCI interface can be operated synchronously or asynchronously to the other I/O interfaces on the RC32438 device.

Ethernet Interface

The RC32438 has two Ethernet Channels supporting 10Mbps and 100Mbps speeds to provide a standard media independent interface (MII) off-chip, allowing a wide range of external devices to be connected efficiently.

UART Interface

The RC32438 contains two completely separate serial channels (UARTs) that are compatible with the industry standard 16550 UART.

System Integrity Functions

The RC32438 contains a programmable watchdog timer that generates NMI when the counter expires and an address space monitor that reports errors in response to accesses to undecoded address regions.

General Purpose I/O Controller

The RC32438 contains 32 general purpose input/output pins. Each pin may be used as an active high or active low level interrupt or non-maskable interrupt input, and each signal may be used as a bit input or output port.

I²C Interface

The standard I2C interface allows the RC32438 to connect to a number of standard external peripherals for a more complete system solution. The RC32438 supports both master and slave operations.

Debug Support

The RC32438 supports the industry standard Rev. 2.6 EJTAG interface.

Thermal Considerations

The RC32438 consumes less than 2.7 W peak power. It is guaranteed in a ambient temperature range of 0° to +70° C for commercial temperature devices and - 40° to +85° for industrial temperature devices.

Revision History

November 7, 2002: Initial publication. Preliminary Information.

November 15, 2002: Added footnotes to Tables 5, 9, and 10.

December 12, 2002: Added Clock Speed parameter to PLL and Core supply in Table 16.

December 19, 2002: Release version.

January 13, 2003: Changed Thermal Considerations to read less than 2.7W instead of 2.5W, added values to CLK parameter in Table 5, and revised EJTAG description.

February 4, 2003: Revised description for EJTAG/JTAG pins in Table 1. Changed DDRDM[7:0] from input/output to output only in Tables 1 and 2 and Logic Diagram. Added new section, Voltage Sense Signal Timing, as part of EJTAG description.

March 4, 2003: In Table 2, removed "pull-up" from PCI pin category and from GPIO [24] and GPIO[30-26]. In Table 20, changed max. values for VccSI/O, VccCore, and VccPLL.

July 9, 2003: In Table 7: changed values for DDRDATA, DDRDM, and DDRADDR—WEN signals, and deleted old footnote #3 and changed values in new footnote #3. In Table 8, changed Tdo values. Changed Figure 7. Changed values in Table 18, Power Consumption. Removed IPBus Monitor feature which included changes to Tables 1, 2, 21, 24, and 25. Deleted Table 13 which resulted in a re-ordering of subsequent tables.

March 8, 2004: Added 300MHz speed grade.

May 25, 2004: In Table 9, signals MIIxRXCLK and MIIxTXCLK, the Min and Max values for Thigh/Tlow_9c were changed to 140 and 260 respectively and the Min and Max values for Thigh/Tlow_9d were changed to 14.0 and 26.0 respectively.

| Signal | Type | Name/Description |
|----------------|------|--|
| WAITACKN | I | Wait or Transfer Acknowledge. When configured as wait, this signal is asserted during a memory and peripheral bus transaction to extend the bus cycle. When configured as a transfer acknowledge, this signal is asserted during a transaction to signal the completion of the transaction. |
| DDR Bus | | |
| DDRADDR[13:0] | O | DDR Address Bus. 14-bit multiplexed DDR bus address bus. This bus is used to transfer the addresses to the DDR devices. |
| DDRBA[1:0] | O | DDR Bank Address. These signals are used to transfer the bank address to the DDRs. |
| DDRCASN | O | DDR Column Address Strobe. This signal is asserted during DDR transactions. |
| DDRCKE | O | DDR Clock Enable. The DDR clock enable is asserted during normal DDR operation. This signal is negated during following a cold reset or during a power down operation. |
| DDRCKN[1:0] | O | DDR Negative DDR clock. These signals are the negative clock of the differential DDR clock pair. Two copies of this output are provided to reduce signal loading. |
| DDRCKP[1:0] | O | DDR Positive DDR clock. These signals are the positive clock of the differential DDR clock pair. Two copies of this output are provided to reduce signal loading. |
| DDRCSN[1:0] | O | DDR Chip Selects. These active low signals are used to select DDR device(s) on the DDR bus. |
| DDRDATA[31:0] | I/O | DDR Data Bus. 32-bit DDR data bus used to transfer data between the RC32438 and the DDR devices. Data is transferred on both edges of the clock. |
| DDRDM[7:0] | O | DDR Data Write Enables. Byte data write enables used to enable specific byte lanes during DDR writes. DDRDM[0] corresponds to DDRDATA[7:0] DDRDM[1] corresponds to DDRDATA[15:8] DDRDM[2] corresponds to DDRDATA[23:16] DDRDM[3] corresponds to DDRDATA[31:24] DDRDM[4] corresponds to DDRDATA[39:32] DDRDM[5] corresponds to DDRDATA[47:40] DDRDM[6] corresponds to DDRDATA[55:48] DDRDM[7] corresponds to DDRDATA[63:56] (Refer to the DDR Data Bus Multiplexing section in Chapter 7 of the RC32438 User Reference Manual.) |
| DDRQSQ[3:0] | I/O | DDR Data Strobes. DDR byte data strobes used to clock data between DDR devices and the RC32438. These strobes are inputs during DDR reads and outputs during DDR writes. DDRQSQ[0] corresponds to DDRDATA[7:0]. DDRQSQ[1] corresponds to DDRDATA[15:8]. DDRQSQ[2] corresponds to DDRDATA[23:16]. DDRQSQ[3] corresponds to DDRDATA[31:24]. |
| DDROEN[3:0] | O | DDR Bus Switch Output Enables. These pins are used to enable external data bus switches in systems that support data bus multiplexing. |
| DDRRASN | O | DDR Row Address Strobe. The DDR row address strobe is asserted during DDR transactions. |

Table 1 Pin Description (Part 2 of 9)

| Signal | Type | Name/Description |
|-------------------------------------|------|--|
| PCIREQN[3:0] | I/O | <p>PCI Bus Request.</p> <p>In PCI host mode with internal arbiter: These signals are inputs whose assertion indicates to the internal RC32438 arbiter that an agent desires ownership of the PCI bus.</p> <p>In PCI host mode with external arbiter: PCIREQN[0]: asserted by the RC32438 to request ownership of the PCI bus. PCIREQN[3:1]: unused and driven high.</p> <p>In PCI satellite mode: PCIREQN[0]: this signal is asserted by the RC32438 to request use of the PCI bus. PCIREQN[1]: function changes to PCIIDSEL and is used as a chip select during configuration read and write transactions. PCIREQN[3:2]: unused and driven high.</p> <p>Note: When the GPIO register is programmed in the alternate function mode for bits GPIO [24] and [27], these bits become PCIREQN [4] and [5] respectively.</p> |
| PCIRSTN | I/O | PCI Reset. In host mode, this signal is asserted by the RC32438 to generate a PCI reset. In satellite mode, assertion of this signal initiates a warm reset. |
| PCISERRN | I/O | PCI System Error. This signal is driven by an agent to indicate an address parity error, data parity error during a special cycle command, or any other system error. Requires an external pull-up. |
| PCISTOPN | I/O | PCI Stop. Driven by the bus target to terminate the current bus transaction. For example, to indicate a retry. |
| PCITRDYN | I/O | PCI Target Ready. Driven by the bus target to indicate that the current data can complete. |
| General Purpose Input/Output | | |
| GPIO[0] | I/O | <p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0SOUT Alternate function: UART channel 0 serial output.</p> |
| GPIO[1] | I/O | <p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0SINP Alternate function: UART channel 0 serial input.</p> |
| GPIO[2] | I/O | <p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0RIN Alternate function: UART channel 0 ring indicator input.</p> |
| GPIO[3] | I/O | <p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0DCDN Alternate function: UART channel 0 data carrier detect input.</p> |
| GPIO[4] | I/O | <p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0DTRN Alternate function: UART channel 0 data terminal ready input.</p> |
| GPIO[5] | I/O | <p>General Purpose I/O.</p> <p>This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0DSRN Alternate function: UART channel 0 data set ready input.</p> |

Table 1 Pin Description (Part 4 of 9)

| Signal | Type | Name/Description |
|----------|------|--|
| GPIO[6] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0RTSN Alternate function: UART channel 0 request to send output. |
| GPIO[7] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U0CTSN Alternate function: UART channel 0 clear to send input. |
| GPIO[8] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U1SOUT Alternate function: UART channel 1 serial output. |
| GPIO[9] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U1SINP Alternate function: UART channel 1 serial input. |
| GPIO[10] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U1DTRN Alternate function: UART channel 1 data terminal ready output. |
| GPIO[11] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U1DSRN Alternate function: UART channel 1 data set ready input. |
| GPIO[12] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U1RTSN Alternate function: UART channel 1 request to send output. |
| GPIO[13] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: U1CTSN Alternate function: UART channel 1 clear to send input. |
| GPIO[14] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: DMAREQN0 Alternate function: External DMA channel 0 request input. |
| GPIO[15] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: DMAREQN1 Alternate function: External DMA channel 1 request input. |
| GPIO[16] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: DMADONEN0 Alternate function: External DMA channel 0 done input. |
| GPIO[17] | I/O | General Purpose I/O. This pin can be configured as a general purpose I/O pin. Alternate function pin name: DMADONEN1 Alternate function: External DMA channel 1 done input. |

Table 1 Pin Description (Part 5 of 9)

| Signal | Type | Name/Description |
|---------------------|------|--|
| MII1CRS | I | Ethernet 1 MII Carrier Sense. This signal is asserted by the ethernet PHY when either the transmit or receive medium is not idle. |
| MII1RXCLK | I | Ethernet 1 MII Receive Clock. This clock is a continuous clock that provides a timing reference for the reception of data. |
| MII1RXD[3:0] | I | Ethernet 1 MII Receive Data. This nibble wide data bus contains the data received by the ethernet PHY. |
| MII1RXDV | I | Ethernet 1 MII Receive Data Valid. The assertion of this signal indicates that valid receive data is in the MII receive data bus. |
| MII1RXER | I | Ethernet 1 MII Receive Error. The assertion of this signal indicates that an error was detected somewhere in the ethernet frame currently being sent in the MII receive data bus. |
| MII1TXCLK | I | Ethernet 1 MII Transmit Clock. This clock is a continuous clock that provides a timing reference for the transfer of transmit data. |
| MII1TXD[3:0] | O | Ethernet 1 MII Transmit Data. This nibble wide data bus contains the data to be transmitted. |
| MII1TXENP | O | Ethernet 1 MII Transmit Enable. The assertion of this signal indicates that data is present on the MII for transmission. |
| MII1TXER | O | Ethernet 1 MII Transmit Coding Error. When this signal is asserted together with MIITXENP, the ethernet PHY will transmit symbols which are not valid data or delimiters. |
| MIIMDC | O | MII Management Data Clock. This signal is used as a timing reference for transmission of data on the management interface. |
| MIIMDIO | I/O | MII Management Data. This bidirectional signal is used to transfer data between the station management entity and the ethernet PHY. |
| JTAG / EJTAG | | |
| EJTAG_TMS | I | EJTAG Mode. The value on this signal controls the test mode select of the EJTAG Controller. When using the JTAG boundary scan, this pin should be left disconnected (since there is an internal pull-up) or driven high. |
| JTAG_TCK | I | JTAG Clock. This is an input test clock used to clock the shifting of data into or out of the boundary scan logic, JTAG Controller, or the EJTAG Controller. JTAG_TCK is independent of the system and the processor clock with a nominal 50% duty cycle. |
| JTAG_TDI | I | JTAG Data Input. This is the serial data input to the boundary scan logic, JTAG Controller, or the EJTAG Controller. |
| JTAG_TDO | O | JTAG Data Output. This is the serial data shifted out from the boundary scan logic, JTAG Controller, or the EJTAG Controller. When no data is being shifted out, this signal is tri-stated. |
| JTAG_TMS | I | JTAG Mode. The value on this signal controls the test mode select of the boundary scan logic or JTAG Controller. When using the EJTAG debug interface, this pin should be left disconnected (since there is an internal pull-up) or driven high. |

Table 1 Pin Description (Part 8 of 9)

| Function | Pin Name | Type | Buffer | I/O Type | Internal Resistor | Notes ¹ |
|--------------------------------|--------------|-------------|--------|---------------|-------------------|-------------------------------|
| Serial Interface | SCK | I/O | LVTTL | Low Drive | pull-up | pull-up on board |
| | SDI | I/O | LVTTL | Low Drive | pull-up | pull-up on board |
| | SDO | I/O | LVTTL | Low Drive | pull-up | pull-up on board |
| I ² C-Bus Interface | SCL | I/O | LVTTL | Low Drive/STI | | pull-up on board ⁵ |
| | SDA | I/O | LVTTL | Low Drive/STI | | pull-up on board ⁵ |
| Ethernet Interfaces | MII0CL | I | LVTTL | STI | pull-down | |
| | MII0CRS | I | LVTTL | STI | pull-down | |
| | MII0RXCLK | I | LVTTL | STI | pull-up | |
| | MII0RXD[3:0] | I | LVTTL | STI | pull-up | |
| | MII0RXDV | I | LVTTL | STI | pull-down | |
| | MII0RXER | I | LVTTL | STI | pull-down | |
| | MII0TXCLK | I | LVTTL | STI | pull-up | |
| | MII0TXD[3:0] | O | LVTTL | Low Drive | | |
| | MII0TXENP | O | LVTTL | Low Drive | | |
| | MII0TXER | O | LVTTL | Low Drive | | |
| | MII1CL | I | LVTTL | STI | pull-down | |
| | MII1CRS | I | LVTTL | STI | pull-down | |
| | MII1RXCLK | I | LVTTL | STI | pull-up | |
| | MII1RXD[3:0] | I | LVTTL | STI | pull-up | |
| | MII1RXDV | I | LVTTL | STI | pull-down | |
| | MII1RXER | I | LVTTL | STI | pull-down | |
| | MII1TXCLK | I | LVTTL | STI | pull-up | |
| | MII1TXD[3:0] | O | LVTTL | Low Drive | | |
| | MII1TXENP | O | LVTTL | Low Drive | | |
| | MII1TXER | O | LVTTL | Low Drive | | |
| | MIIMDC | O | LVTTL | Low Drive | | |
| | MIIMDIO | I/O | LVTTL | Low Drive | pull-up | |
| | EJTAG / ICE | JTAG_TRST_N | I | LVTTL | STI | pull-up |
| JTAG_TCK | | I | LVTTL | STI | pull-up | |
| JTAG_TDI | | I | LVTTL | STI | pull-up | |
| JTAG_TDO | | O | LVTTL | Low Drive | | |
| JTAG_TMS | | I | LVTTL | STI | pull-up | |
| EJTAG_TMS | | I | LVTTL | STI | pull-up | |
| Debug | CPU | O | LVTTL | Low Drive | | |
| | INST | O | LVTTL | Low Drive | | |

Table 2 Pin Characteristics (Part 3 of 4)




Figure 11 DMAREQN AC Timing Waveform

| Signal | Symbol | Reference Edge | 200MHz | | 233MHz | | 266MHz | | 300MHz | | Unit | Conditions | Timing Diagram Reference |
|-------------------------------|---------------------|----------------|--------|-------|--------|-------|--------|-------|--------|-------|------|----------------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| Ethernet ¹ | | | | | | | | | | | | | |
| MIIMDC | Tper_9a | None | 40.0 | — | 33.3 | — | 30.0 | — | 30.0 | — | ns | See Figure 12. | |
| | Thigh_9a, Tlow_9a | | 16.0 | — | 13.0 | — | 12.0 | — | 12.0 | — | ns | | |
| MIIMDIO | Tsu_9b | MIIMDC rising | 10.0 | — | 10.0 | — | 10.0 | — | 10.0 | — | ns | | |
| | Thld_9b | | 0.0 | — | 0.0 | — | 0.0 | — | 0.0 | — | ns | | |
| | Tdo_9b ² | | 10 | 300 | 10 | 300 | 10 | 300 | 10 | 300 | ns | | |
| MIIXCLK, MIIXCLK ³ | Tper_9c | None | 399.96 | 400.4 | 399.96 | 400.4 | 399.96 | 400.4 | 399.96 | 400.4 | ns | | 10 Mbps |
| | Thigh_9c, Tlow_9c | | 140 | 260 | 140 | 260 | 140 | 260 | 140 | 260 | ns | | |
| | Trise_9c, Tfall_9c | | — | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | ns | | |
| MIIXCLK, MIIXCLK ³ | Tper_9d | None | 39.9 | 40.0 | 39.9 | 40.0 | 39.9 | 40.0 | 39.9 | 40.0 | ns | | 100 Mbps |
| | Thigh_9d, Tlow_9d | | 14.0 | 26.0 | 14.0 | 26.0 | 14.0 | 26.0 | 14.0 | 26.0 | ns | | |
| | Trise_9d, Tfall_9d | | — | 2.0 | — | 2.0 | — | 2.0 | — | 2.0 | ns | | |
| MIIXD[3:0], MIIXDV, MIIXER | Tsu_9e | MIIXCLK rising | 10.0 | — | 10.0 | — | 10.0 | — | 10.0 | — | ns | | |
| | Thld_9e | | 10.0 | — | 10.0 | — | 10.0 | — | 10.0 | — | ns | | |
| MIIXD[3:0], MIIXENP, MIIXER | Tdo_9f | MIIXCLK rising | 0.0 | 25.0 | 0.0 | 25.0 | 0.0 | 25.0 | 0.0 | 25.0 | ns | | |

Table 9 Ethernet AC Timing Characteristics

¹ There are two MII interfaces and the timing is the same for each. "X" represents interface 0 or 1.

² The values for this symbol were determined by calculation, not by testing.

| Signal | Symbol | Reference Edge | 200MHz | | 233MHz | | 266MHz | | 300MHz | | Unit | Conditions | Timing Diagram Reference |
|--|----------------------|-----------------|------------|------|------------|------|------------|------|------------|------|------|------------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| PCI ¹ | | | | | | | | | | | | | |
| PCICLK ² | Tper_10a | none | 15.0 | 30.0 | 15.0 | 30.0 | 15.0 | 30.0 | 15.0 | 30.0 | ns | 66 MHz PCI | See Figure 13. |
| | Thigh_10a, Tlow_10a | | 6.0 | — | 6.0 | — | 6.0 | — | 6.0 | — | ns | | |
| | Tslew_10a | | 1.5 | 4.0 | 1.5 | 4.0 | 1.5 | 4.0 | 1.5 | 4.0 | V/ns | | |
| PCIAID[31:0], PCIBEN[3:0], PCIDEVSELN, PCIFRAMEN, PCIIRDYN, PCILOCKN, PCIPAR, PCIPERRN, PCIS-TOPN, PCITRDY | Tsu_10b | PCICLK rising | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | — | ns | | See Figure 13 (cont.) |
| | Thld_10b | | 0 | — | 0 | — | 0 | — | 0 | — | ns | | |
| | Tdo_10b | | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | ns | | |
| | Tdz_10b ³ | | — | 14.0 | — | 14.0 | — | 14.0 | — | 14.0 | ns | | |
| PCIGNTN[3:0], PCIREQN[3:0] | Tsu_10c | PCICLK rising | 5.0 | — | 5.0 | — | 5.0 | — | 5.0 | — | ns | | |
| | Thld_10c | | 0 | — | 0 | — | 0 | — | 0 | — | ns | | |
| | Tdo_10c | | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | ns | | |
| PCIRSTN (output) ⁴ | Tpw_10d ³ | None | 4000 (CLK) | — | ns | | See Figures 15 and 16 |
| PCIRSTN (input) ^{4,5} | Tpw_10e ³ | None | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | 2(CLK) | — | ns | | |
| | Tdz_10e ³ | PCIRSTN falling | 6(CLK) | — | 6(CLK) | — | 6(CLK) | — | 6(CLK) | — | ns | | |
| PCISERRN ⁶ | Tsu_10f | PCICLK rising | 3.0 | — | 3.0 | — | 3.0 | — | 3.0 | — | ns | | See Figure 13 |
| | Thld_10f | | 0 | — | 0 | — | 0 | — | 0 | — | ns | | |
| | Tdo_10f | | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | 2.0 | 6.0 | ns | | |
| PCIMUINTN ⁶ | Tdo_10g | PCICLK rising | 4.7 | 11.1 | 4.7 | 11.1 | 4.7 | 11.1 | 4.7 | 11.1 | ns | | |

Table 10 PCI AC Timing Characteristics

- ¹ This PCI interface conforms to the PCI Local Bus Specification, Rev 2.2.
- ² PCICLK must be equal to or less than two times ICLK (PCICLK <= 2(ICLK)) with a maximum PCICLK of 66MHz.
- ³ The values for this symbol were determined by calculation, not by testing.
- ⁴ PCIRSTN is an output in host mode and an input in satellite mode.
- ⁵ To meet the PCI delay specification from reset asserted to outputs floating, the PCI reset should be logically combined with the COLDRSTN input, instead of input on PCIRSTN.
- ⁶ PCISERRN and PCIMUINTN use open collector I/O types.




Figure 13 PCI AC Timing Waveform




Figure 14 PCI AC Timing Waveform — PCI Reset in Host Mode




Figure 15 PCI AC Timing Waveform — PCI Reset in Satellite Mode

| Signal | Symbol | Reference Edge | 200MHz | | 233MHz | | 266MHz | | 300MHz | | Unit | Conditions | Timing Diagram Reference |
|--|---------------------|----------------|--------|------|--------|------|--------|------|--------|------|------|------------|--------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| I²C¹ | | | | | | | | | | | | | |
| SCL | Frequency | none | 0 | 100 | 0 | 100 | 0 | 100 | 0 | 100 | kHz | 100 KHz | See Figure 16. |
| | Thigh_12a, Tlow_12a | | 4.0 | — | 4.0 | — | 4.0 | — | 4.0 | — | μs | | |
| | Trise_12a | | — | 1000 | — | 1000 | — | 1000 | — | 1000 | ns | | |
| | Tfall_12a | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| SDA | Tsu_12b | SCL rising | 250 | — | 250 | — | 250 | — | 250 | — | ns | | |
| | Thld_12b | | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | 0 | 3.45 | μs | | |
| | Trise_12b | | — | 1000 | — | 1000 | — | 1000 | — | 1000 | ns | | |
| | Tfall_12b | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| Start or repeated start condition | Tsu_12c | SDA falling | 4.7 | — | 4.7 | — | 4.7 | — | 4.7 | — | μs | | |
| | Thld_12c | | 4.0 | — | 4.0 | — | 4.0 | — | 4.0 | — | μs | | |
| Stop condition | Tsu_12d | SDA rising | 4.0 | — | 4.0 | — | 4.0 | — | 4.0 | — | μs | | |
| Bus free time between a stop and start condition | Tdelay_12e | | 4.7 | — | 4.7 | — | 4.7 | — | 4.7 | — | μs | | |
| SCL | Frequency | none | 0 | 400 | 0 | 400 | 0 | 400 | 0 | 400 | kHz | 400 KHz | |
| | Thigh_12a, Tlow_12a | | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | μs | | |
| | Trise_12a | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| | Tfall_12a | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| SDA | Tsu_12b | SCL rising | 100 | — | 100 | — | 100 | — | 100 | — | ns | | |
| | Thld_12b | | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | 0 | 0.9 | μs | | |
| | Trise_12b | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| | Tfall_12ba | | — | 300 | — | 300 | — | 300 | — | 300 | ns | | |
| Start or repeated start condition | Tsu_12c | SDA falling | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | μs | | |
| | Thld_12c | | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | μs | | |
| Stop condition | Tsu_12d | SDA rising | 0.6 | — | 0.6 | — | 0.6 | — | 0.6 | — | μs | | |
| Bus free time between a stop and start condition | Tdelay_12e | | 1.3 | — | 1.3 | — | 1.3 | — | 1.3 | — | μs | | |

Table 11 I²C AC Timing Characteristics

¹: For more information, see the I²C-Bus specification by Philips Semiconductor.

| Signal | Symbol | Reference Edge | 200MHz | | 233MHz | | 266MHz | | 300MHz | | Unit | Conditions | Timing Diagram Reference |
|----------------------------|---------------------|-----------------------|---------|--------|---------|--------|---------|--------|---------|--------|------|------------|--------------------------------|
| | | | Min | Max | Min | Max | Min | Max | Min | Max | | | |
| SPI¹ | | | | | | | | | | | | | |
| SCK | Tper_15a | None | — | 1920 | — | 1920 | — | 1920 | — | 1920 | ns | 33 MHz PCI | See Figures 18, 19, 20 and 21. |
| | Tper_15a | | — | 960 | — | 960 | — | 960 | — | 960 | ns | 66 MHz PCI | |
| | Tper_15a | | 100 | 166667 | 100 | 166667 | 100 | 166667 | 100 | 166667 | ns | SPI | |
| | Thigh_15a, Tlow_15a | | 930 | 990 | 930 | 990 | 930 | 990 | 930 | 990 | ns | 33 MHz PCI | |
| | Thigh_15a, Tlow_15a | | 465 | 495 | 465 | 495 | 465 | 495 | 465 | 495 | ns | 66 MHz PCI | |
| | Thigh_15a, Tlow_15a | | 40 | 83353 | 40 | 83353 | 40 | 83353 | 40 | 83353 | ns | SPI | |
| SDI | Tsu_15b | SCK rising or falling | 60 | — | 60 | — | 60 | — | 60 | — | ns | SPI or PCI | |
| | Thld_15b | | 60 | — | 60 | — | 60 | — | 60 | — | ns | | |
| SDO | Tdo_15c | SCK rising or falling | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 60 | ns | SPI or PCI | |
| PCIEECS ² | Tdo_15d | SCK rising or falling | 0 | 60 | 0 | 60 | 0 | 60 | 0 | 60 | ns | PCI | |
| SCK, SDI, SDO ³ | Tpw_15e | None | 2(ICLK) | — | 2(ICLK) | — | 2(ICLK) | — | 2(ICLK) | — | ns | Bit I/O | |

Table 13 SPI AC Timing Characteristics

¹ In SPI mode, the SCK period and sampling edge are programmable. In PCI mode, the SCK period is fixed and the sampling edge is rising.

² PCIEECS is the PCI serial EEPROM chip select. It is an alternate function of PCIGNTN[1].

³ In Bit I/O mode, SCK, SDI, and SDO must meet the setup and hold times if they are synchronous or the minimum pulse width if they are asynchronous.




Figure 18 SPI AC Timing Waveform — PCI Configurations Load




Figure 19 SPI AC Timing Waveform — Clock Polarity 0, Clock Phase 0




Figure 20 SPI AC Timing Waveform — Clock Polarity 0, Clock Phase 1




Figure 21 SPI AC Timing Waveform — Bit I/O Mode

| I/O Type | Parameter | Min. | Typical | Max. | Unit | Conditions |
|-------------|---|--|---------|--------------------------|------|--|
| PCI | I _{OH} (AC) Switching | -12(V _{cc} I/O) | — | — | mA | 0 < V _{OUT} < 0.3(V _{cc} I/O) |
| | | -17.1(V _{cc} I/O - V _{OUT}) | — | — | mA | 0.3(V _{cc} I/O) < V _{OUT} < 0.9(V _{cc} I/O) |
| | | — | — | -32(V _{cc} I/O) | — | 0.7(V _{cc} I/O) |
| | I _{OL} (AC) Switching | +16(V _{cc} I/O) | — | — | mA | V _{cc} I/O > V _{OUT} > 0.6(V _{cc} I/O) |
| | | +26.7(V _{OUT}) | — | — | mA | 0.6(V _{cc} I/O) > V _{OUT} > 0.1(V _{cc} I/O) |
| | | — | — | +38(V _{cc} I/O) | mA | V _{OUT} = 0.18(V _{cc} I/O) |
| | V _{IL} | -0.3 | — | 0.3(V _{cc} I/O) | V | |
| | V _{IH} | 0.5(V _{cc} I/O) | — | 5.5 | V | |
| Capacitance | C _{IN} | — | — | 8.0 | pF | — |
| Leakage | Inputs | — | — | ± 10 | μA | V _{cc} (max) |
| | I/O _{LEAK} w/o Pull-ups/downs | — | — | ± 10 | μA | V _{cc} (max) |
| | I/O _{LEAK} with Pull-ups/downs | — | — | ± 80 | μA | V _{cc} (max) |

Table 18 DC Electrical Characteristics (Part 2 of 2)

AC Test Conditions




Figure 26 AC Test Conditions

Absolute Maximum Ratings

| Symbol | Parameter | Min ¹ | Max ¹ | Unit |
|------------------------------|---|------------------|---------------------------|------|
| V _{CC} I/O | I/O supply except for SSTL_2 ² | -0.6 | 4.0 | V |
| V _{CC} SI/O | I/O supply for SSTL_2 ² | -0.6 | 3.0 | V |
| V _{CC} Core | Core Supply Voltage | -0.6 | 2.0 | V |
| V _{CC} PLL | PLL supply | -0.6 | 2.0 | V |
| V _{in} I/O | I/O Input Voltage except for SSTL_2 | -0.6 | V _{CC} I/O+ 0.5 | V |
| V _{in} SI/O | I/O Input Voltage for SSTL_2 | -0.6 | V _{CC} SI/O+ 0.5 | V |
| T _a Industrial | Ambient Operating Temperature | -40 | +85 | °C |
| T _a Commercial | Ambient Operating Temperature | 0 | +70 | °C |
| T _s | Storage Temperature | -40 | +125 | °C |

Table 19 Absolute Maximum Ratings

¹. Functional and tested operating conditions are given in Table 15. Absolute maximum ratings are stress ratings only, and functional operation at the maximums is not guaranteed. Stresses beyond those listed may affect device reliability or cause permanent damage to the device.

². SSTL_2 I/Os are used to connect to DDR SDRAM.

Package Pin-out — 416-PBGA Signal Pinout for RC32438

The following table lists the pin numbers, signal names, and number of alternate functions for the RC32438 device. Signal names ending with an “_N” or “N” are active when low.

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
|-----|-------------|-----|-----|----------------------|-----|-----|----------------------|-----|------|----------------------|-----|
| A1 | MII0CL | | D11 | V _{ss} | | P1 | GPIO[00] | 1 | AC17 | V _{ss} | |
| A2 | GPIO[25] | 1 | D12 | V _{ss} | | P2 | MIIMDIO | | AC18 | V _{ss} | |
| A3 | GPIO[31] | | D13 | V _{cc} Core | | P3 | GPIO[02] | 1 | AC19 | V _{ss} | |
| A4 | CSN[05] | | D14 | V _{cc} Core | | P4 | V _{cc} I/O | | AC20 | V _{cc} I/O | |
| A5 | CSN[02] | | D15 | V _{cc} Core | | P23 | V _{cc} CORE | | AC21 | V _{cc} I/O | |
| A6 | BWEN[01] | | D16 | V _{ss} | | P24 | DDRDM[03] | | AC22 | V _{cc} I/O | |
| A7 | BOEN | | D17 | V _{ss} | | P25 | DDRDATA[31] | | AC23 | V _{cc} SI/O | |
| A8 | MDATA[15] | | D18 | V _{ss} | | P26 | DDRDATA[30] | | AC24 | V _{cc} SI/O | |
| A9 | MDATA[14] | | D19 | V _{ss} | | R1 | INST | | AC25 | DDROEN[00] | |
| A10 | MDATA[10] | | D20 | V _{cc} I/O | | R2 | EJTAG_TMS | | AC26 | DDRADDR[00] | |
| A11 | MDATA[07] | | D21 | V _{cc} SI/O | | R3 | V _{ss} | | AD1 | JTAG_TRST_N | |
| A12 | MDATA[06] | | D22 | V _{cc} SI/O | | R4 | V _{cc} I/O | | AD2 | JTAG_TMS | |
| A13 | GPIO[29] | | D23 | V _{cc} SI/O | | R23 | V _{cc} SI/O | | AD3 | GPIO[15] | 1 |
| A14 | GPIO[22] | 1 | D24 | V _{cc} SI/O | | R24 | DDRDATA[29] | | AD4 | SDA | |
| A15 | MADDR[21] | | D25 | DDRDATA[11] | | R25 | DDRADDR[13] | | AD5 | GPIO[27] | 1 |
| A16 | MADDR[19] | | D26 | DDRDATA[10] | | R26 | DDRCSN[01] | | AD6 | PCIAD[30] | |
| A17 | MADDR[16] | | E1 | MII0TXD[02] | | T1 | NC | | AD7 | PCIAD[26] | |
| A18 | MADDR[13] | | E2 | MII0TXD[00] | | T2 | GPIO[03] | 1 | AD8 | PCICBEN[03] | |
| A19 | MADDR[10] | | E3 | MII0TXD[01] | | T3 | CPU | | AD9 | PCIAD[21] | |
| A20 | MADDR[07] | | E4 | V _{ss} | | T4 | V _{cc} I/O | | AD10 | PCIAD[18] | |
| A21 | MADDR[05] | | E23 | V _{cc} SI/O | | T23 | V _{cc} SI/O | | AD11 | PCIREQN[01] | |
| A22 | MADDR[02] | | E24 | DDRDATA[09] | | T24 | DDRCSN[00] | | AD12 | PCICLK | |
| A23 | RSTN | | E25 | DDRDATA[12] | | T25 | DDRADDR[10] | | AD13 | PCIGNTN[00] | |
| A24 | DDRDATA[02] | | E26 | DDRDM[01] | | T26 | DDRADDR[12] | | AD14 | PCIIRDYN | |
| A25 | DDRDATA[04] | | F1 | MII0TXER | | U1 | JTAG_TDI | | AD15 | PCISTOPN | |
| A26 | DDRDATA[05] | | F2 | MII0TXD[03] | | U2 | JTAG_TCK | | AD16 | PCIPERRN | |
| B1 | MII0CRS | | F3 | MII0TXENP | | U3 | JTAG_TDO | | AD17 | PCIAD[15] | |
| B2 | WAITACKN | | F4 | V _{ss} | | U4 | V _{cc} I/O | | AD18 | PCIAD[11] | |
| B3 | RWN | | F23 | V _{cc} SI/O | | U23 | V _{ss} | | AD19 | PCIAD[08] | |
| B4 | CSN[04] | | F24 | DDRQDS[01] | | U24 | DDRADDR[11] | | AD20 | PCIAD[06] | |
| B5 | CSN[01] | | F25 | DDRDATA[15] | | U25 | DDRWEN | | AD21 | PCIGNTN[03] | |
| B6 | BWEN[00] | | F26 | DDRDATA[14] | | U26 | DDRADDR[09] | | AD22 | PCIAD[00] | |
| B7 | BGN | | G1 | MII0RXER | | V1 | SDO | | AD23 | PCIAD[04] | |
| B8 | MDATA[13] | | G2 | MII0RXDV | | V2 | SDI | | AD24 | DDRDM[05] | |

Table 20 RC32438 416-pin Signal Pin-Out (Part 1 of 3)

| Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt | Pin | Function | Alt |
|-----|-------------|-----|-----|----------------------|-----|------|----------------------|-----|------|-------------|-----|
| B9 | MDATA[11] | | G3 | MII0TXCLK | | V3 | GPIO[05] | 1 | AD25 | DDROEN[02] | |
| B10 | MDATA[03] | | G4 | V _{ss} | | V4 | V _{ss} | | AD26 | DDROEN[01] | |
| B11 | MDATA[08] | | G23 | V _{ss} | | V23 | V _{ss} | | AE1 | N/C | |
| B12 | MDATA[02] | | G24 | DDRCKP[00] | | V24 | DDRADDR[08] | | AE2 | GPIO[13] | 1 |
| B13 | GPIO[23] | 1 | G25 | DDRDATA[16] | | V25 | DDRRASN | | AE3 | GPIO[18] | 1 |
| B14 | MADDR[20] | | G26 | DDRDATA[13] | | V26 | DDRCASN | | AE4 | GPIO[24] | 1 |
| B15 | GPIO[20] | 1 | H1 | MII1CRS | | W1 | GPIO[04] | 1 | AE5 | GPIO[26] | 1 |
| B16 | MADDR[17] | | H2 | MII1CL | | W2 | SCK | | AE6 | PCIAD[31] | |
| B17 | MADDR[14] | | H3 | MII1RXCLK | | W3 | CLK | | AE7 | PCIAD[28] | |
| B18 | MADDR[12] | | H4 | V _{ss} | | W4 | V _{ss} | | AE8 | PCIAD[25] | |
| B19 | MADDR[09] | | H23 | V _{ss} | | W23 | V _{ss} | | AE9 | GPIO[30] | 1 |
| B20 | MADDR[06] | | H24 | DDRCKN[00] | | W24 | DDRADDR[07] | | AE10 | PCIAD[22] | |
| B21 | MADDR[03] | | H25 | DDRDATA[18] | | W25 | DDRADDR[06] | | AE11 | PCIAD[19] | |
| B22 | MADDR[00] | | H26 | DDRVREF | | W26 | DDRBA[01] | | AE12 | PCIAD[16] | |
| B23 | DDRDATA[01] | | J1 | MII1RXD[01] | | Y1 | GPIO[06] | 1 | AE13 | PCIRSTN | |
| B24 | DDRQDS[00] | | J2 | MII1RXD[00] | | Y2 | V _{cc} PLL | | AE14 | PCIREQN[02] | |
| B25 | DDRDM[00] | | J3 | MII1RXD[03] | | Y3 | GPIO[08] | 1 | AE15 | PCIFRAMEN | |
| B26 | DDRDATA[06] | | J4 | V _{ss} | | Y4 | V _{ss} | | AE16 | PCIDEVSELN | |
| C1 | MII0RXD[00] | | J23 | V _{ss} | | Y23 | V _{ss} | | AE17 | PCILOCKN | |
| C2 | MII0RXCLK | | J24 | DDRDATA[17] | | Y24 | DDRCKN[01] | | AE18 | PCICBEN[01] | |
| C3 | EXTCLK | | J25 | DDRDATA[21] | | Y25 | DDRBA[00] | | AE19 | PCIAD[13] | |
| C4 | COLDRSTN | | J26 | DDRDATA[19] | | Y26 | DDRADDR[05] | | AE20 | PCIAD[10] | |
| C5 | OEN | | K1 | MII1RXDV | | AA1 | V _{ss} PLL | | AE21 | PCICBEN[00] | |
| C6 | CSN[03] | | K2 | MII1RXD[02] | | AA2 | GPIO[07] | 1 | AE22 | PCIAD[05] | |
| C7 | CSN[00] | | K3 | MII1TXCLK | | AA3 | V _{cc} PLL | | AE23 | PCIAD[02] | |
| C8 | BRN | | K4 | V _{cc} Core | | AA4 | V _{ss} | | AE24 | PCIGNTN[01] | |
| C9 | BDIRN | | K23 | V _{ss} | | AA23 | V _{ss} | | AE25 | DDRDM[07] | |
| C10 | MDATA[12] | | K24 | DDRDATA[20] | | AA24 | DDRCKP[01] | | AE26 | DDRDM[04] | |
| C11 | MDATA[09] | | K25 | DDRQDS[02] | | AA25 | DDRADDR[03] | | AF1 | GPIO[16] | 1 |
| C12 | MDATA[01] | | K26 | DDRCKE | | AA26 | DDRADDR[04] | | AF2 | GPIO[17] | 1 |
| C13 | MDATA[05] | | L1 | MII1TXD[00] | | AB1 | GPIO[09] | 1 | AF3 | GPIO[19] | 1 |
| C14 | MDATA[04] | | L2 | MII1RXER | | AB2 | GPIO[14] | 1 | AF4 | SCL | |
| C15 | MDATA[00] | | L3 | MII1TXD[03] | | AB3 | GPIO[11] | 1 | AF5 | GPIO[28] | 1 |
| C16 | GPIO[21] | 1 | L4 | V _{cc} Core | | AB4 | V _{ss} | | AF6 | PCIAD[29] | |
| C17 | MADDR[18] | | L23 | V _{cc} Core | | AB23 | V _{ss} | | AF7 | PCIAD[27] | |
| C18 | MADDR[15] | | L24 | DDRDM[02] | | AB24 | V _{cc} SI/O | | AF8 | PCIAD[24] | |
| C19 | MADDR[11] | | L25 | DDRDATA[24] | | AB25 | DDRADDR[01] | | AF9 | PCIAD[23] | |

Table 20 RC32438 416-pin Signal Pin-Out (Part 2 of 3)

RC32438 Alternate Signal Functions

| Pin | GPIO | Alternate | Pin | GPIO | Alternate | Pin | GPIO | Alternate |
|-----|----------|-----------|-----|----------|------------|-----|----------|------------|
| A14 | GPIO[22] | MADDR[24] | Y1 | GPIO[06] | U0RTSN | AE2 | GPIO[13] | U1CTSN |
| B13 | GPIO[23] | MADDR[25] | Y3 | GPIO[08] | U1SOUT | AE3 | GPIO[18] | DMAFINN[0] |
| B15 | GPIO[20] | MADDR[22] | AA2 | GPIO[07] | U0CTSN | AE4 | GPIO[24] | PCIREQN[4] |
| C16 | GPIO[21] | MADDR[23] | AB1 | GPIO[09] | U1SINP | AE5 | GPIO[26] | PCIGNTN[4] |
| N3 | GPIO[01] | U0SINP | AB2 | GPIO[14] | DMAREQN[0] | AE9 | GPIO[30] | PCIMUINTN |
| P1 | GPIO[00] | U0SOUT | AB3 | GPIO[11] | U1DSRN | AF1 | GPIO[16] | DMADONE[0] |
| P3 | GPIO[02] | U0RIN | AC2 | GPIO[10] | U1DTRN | AF2 | GPIO[17] | DMADONE[1] |
| T2 | GPIO[03] | U0DCDN | AC3 | GPIO[12] | U1RTSN | AF3 | GPIO[19] | DMAFINN[1] |
| V3 | GPIO[05] | U0DSRN | AD3 | GPIO[15] | DMAREQN[1] | AF5 | GPIO[28] | PCIGNTN[5] |
| W1 | GPIO[04] | U0DTRN | AD5 | GPIO[27] | PCIREQN[5] | | | |

Table 23 RC32438 Alternate Signal Functions

RC32438 Signals Listed Alphabetically

The following table lists the RC32438 pins in alphabetical order.

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|---------------------------|
| BDIRN | O | C9 | Memory and Peripheral Bus |
| BGN | O | B7 | Memory and Peripheral Bus |
| BOEN | O | A7 | Memory and Peripheral Bus |
| BRN | I | C8 | Memory and Peripheral Bus |
| BWEN[00] | O | B6 | Memory and Peripheral Bus |
| BWEN[01] | O | A6 | Memory and Peripheral Bus |
| CLK | I | W3 | System |
| COLDRSTN | I | C4 | System |
| CPU | O | T3 | Debug |
| CSN[00] | O | C7 | Memory and Peripheral Bus |
| CSN[01] | O | B5 | |
| CSN[02] | O | A5 | |
| CSN[03] | O | C6 | |
| CSN[04] | O | B4 | |
| CSN[05] | O | A4 | |



Table 24 RC32438 Alphabetical Signal List (Part 1 of 9)

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|------------------------------|
| DDROEN[02] | O | AD25 | DDR Bus |
| DDROEN[03] | O | AF26 | |
| DDRRASN | O | V25 | |
| DDRVREF | I | H26 | |
| DDRWEN | O | U25 | |
| EJTAG_TMS | I | R2 | EJTAG/ICE |
| EXTCLK | O | C3 | System |
| GPIO[00] | I/O | P1 | General Purpose Input/Output |
| GPIO[01] | I/O | N3 | |
| GPIO[02] | I/O | P3 | |
| GPIO[03] | I/O | T2 | |
| GPIO[04] | I/O | W1 | |
| GPIO[05] | I/O | V3 | |
| GPIO[06] | I/O | Y1 | |
| GPIO[07] | I/O | AA2 | |
| GPIO[08] | I/O | Y3 | |
| GPIO[09] | I/O | AB1 | |
| GPIO[10] | I/O | AC2 | |
| GPIO[11] | I/O | AB3 | |
| GPIO[12] | I/O | AC3 | |
| GPIO[13] | I/O | AE2 | |
| GPIO[14] | I/O | AB2 | |
| GPIO[15] | I/O | AD3 | |
| GPIO[16] | I/O | AF1 | |
| GPIO[17] | I/O | AF2 | |
| GPIO[18] | I/O | AE3 | |
| GPIO[19] | I/O | AF3 | |
| GPIO[20] | I/O | B15 | |
| GPIO[21] | I/O | C16 | |
| GPIO[22] | I/O | A14 | |
| GPIO[23] | I/O | B13 | |
| GPIO[24] | I/O | AE4 | |
| GPIO[25] | I/O | A2 | |
| GPIO[26] | I/O | AE5 | |
| GPIO[27] | I/O | AD5 | |

Table 24 RC32438 Alphabetical Signal List (Part 4 of 9)

| Signal Name | I/O Type | Location | Signal Category |
|-------------|----------|----------|---------------------------|
| MDATA[02] | I/O | B12 | Memory and Peripheral Bus |
| MDATA[03] | I/O | B10 | |
| MDATA[04] | I/O | C14 | |
| MDATA[05] | I/O | C13 | |
| MDATA[06] | I/O | A12 | |
| MDATA[07] | I/O | A11 | |
| MDATA[08] | I/O | B11 | |
| MDATA[09] | I/O | C11 | |
| MDATA[10] | I/O | A10 | |
| MDATA[11] | I/O | B9 | |
| MDATA[12] | I/O | C10 | |
| MDATA[13] | I/O | B8 | |
| MDATA[14] | I/O | A9 | |
| MDATA[15] | I/O | A8 | |
| MII0CL | I | A1 | |
| MII0CRS | I | B1 | |
| MII0RXCLK | I | C2 | |
| MII0RXD[00] | I | C1 | |
| MII0RXD[01] | I | D2 | |
| MII0RXD[02] | I | D3 | |
| MII0RXD[03] | I | D1 | |
| MII0RXDV | I | G2 | |
| MII0RXER | I | G1 | |
| MII0TXCLK | I | G3 | |
| MII0TXD[00] | O | E2 | |
| MII0TXD[01] | O | E3 | |
| MII0TXD[02] | O | E1 | |
| MII0TXD[03] | O | F2 | |
| MII0TXENP | O | F3 | |
| MII0TXER | O | F1 | |
| MII1CL | I | H2 | |
| MII1CRS | I | H1 | |
| MII1RXCLK | I | H3 | |
| MII1RXD[00] | I | J2 | |
| MII1RXD[01] | I | J1 | |

Table 24 RC32438 Alphabetical Signal List (Part 6 of 9)



BOTTOM VIEW
(416 SOLDER BALLS)

- NOTES: UNLESS OTHERWISE SPECIFIED
1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5M-1994.
 2. THE BASIC SOLDER BALL GRID PITCH IS 1.00mm.
 3. THE MAXIMUM SOLDER BALL MATRIX SIZE IS 26 X 26. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM Z.
 4. PRIMARY DATUM Z AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
 5. "A1" ID CORNER MUST BE IDENTIFIED. IDENTIFICATION MAY BE BY MEANS OF CHAMFER, METALLIZED OR INK MARK. INDENTATION OR OTHER FEATURE OF THE PACKAGE BODY. MARK MUST BE VISIBLE FROM TOP SURFACE.
 - 6.

| REVISIONS | | | | |
|-----------|-----|-----------------|----------|----------|
| DCN | REV | DESCRIPTION | DATE | APPROVED |
| | 00 | INITIAL RELEASE | 04/07/02 | |

| | | |
|-----------------------------|-------------|---|
| TOLERANCES UNLESS SPECIFIED | | Integrated Device Technology, Inc. 3975 Swader Way, Santa Clara, CA 95054 Phone: (408) 727-4116 Fax: (408) 486-8674 TWC 910-138-3070 |
| XXX | ANGULAR | |
| XXX | Z | |
| XXX | OTHER | |
| APPROVALS | DATE | TITLE |
| DRAWN: JSJ | 04/06/02 | BB PACKAGE OUTLINE |
| CHECKED | | FBGA |
| SIZE | DRAWING No. | REV |
| C | PSC-4106 | 00 |
| DO NOT SCALE DRAWING | | SHEET 2 OF 2 |