



Welcome to [E-XFL.COM](#)

What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "[Embedded - Microcontrollers](#)"

Details

Product Status	Obsolete
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I²C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I²S, POR, PWM, WDT
Number of I/O	38
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 13x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	48-LQFP
Supplier Device Package	48-LQFP (7x7)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f091cct6j

6.3.11	EMC characteristics	76
6.3.12	Electrical sensitivity characteristics	77
6.3.13	I/O current injection characteristics	78
6.3.14	I/O port characteristics	79
6.3.15	NRST pin characteristics	84
6.3.16	12-bit ADC characteristics	85
6.3.17	DAC electrical specifications	89
6.3.18	Comparator characteristics	91
6.3.19	Temperature sensor characteristics	93
6.3.20	V _{BAT} monitoring characteristics	93
6.3.21	Timer characteristics	93
6.3.22	Communication interfaces	94
7	Package information	100
7.1	UFBGA100 package information	100
7.2	LQFP100 package information	103
7.3	UFBGA64 package information	106
7.4	WLCSP64 package information	109
7.5	LQFP64 package information	112
7.6	LQFP48 package information	115
7.7	UFQFPN48 package information	118
7.8	Thermal characteristics	121
7.8.1	Reference document	121
7.8.2	Selecting the product temperature range	121
8	Ordering information	124
9	Revision history	125

List of figures

Figure 1.	Block diagram	12
Figure 2.	Clock tree	16
Figure 3.	UFBGA100 package pinout	28
Figure 4.	LQFP100 package pinout	29
Figure 5.	UFBGA64 package pinout	30
Figure 6.	LQFP64 package pinout	31
Figure 7.	WLCSP64 package pinout	32
Figure 8.	LQFP48 package pinout	32
Figure 9.	UFQFPN48 package pinout	33
Figure 10.	STM32F091xC memory map	45
Figure 11.	Pin loading conditions	49
Figure 12.	Pin input voltage	49
Figure 13.	Power supply scheme	50
Figure 14.	Current consumption measurement scheme	51
Figure 15.	High-speed external clock source AC timing diagram	68
Figure 16.	Low-speed external clock source AC timing diagram	68
Figure 17.	Typical application with an 8 MHz crystal	70
Figure 18.	Typical application with a 32.768 kHz crystal	71
Figure 19.	HSI oscillator accuracy characterization results for soldered parts	72
Figure 20.	HSI14 oscillator accuracy characterization results	73
Figure 21.	HSI48 oscillator accuracy characterization results	74
Figure 22.	TC and TTa I/O input characteristics	81
Figure 23.	Five volt tolerant (FT and FTf) I/O input characteristics	81
Figure 24.	I/O AC characteristics definition	84
Figure 25.	Recommended NRST pin protection	85
Figure 26.	ADC accuracy characteristics	88
Figure 27.	Typical connection diagram using the ADC	88
Figure 28.	SPI timing diagram - slave mode and CPHA = 0	96
Figure 29.	SPI timing diagram - slave mode and CPHA = 1	96
Figure 30.	SPI timing diagram - master mode	97
Figure 31.	I ² S slave timing diagram (Philips protocol)	98
Figure 32.	I ² S master timing diagram (Philips protocol)	99
Figure 33.	UFBGA100 package outline	100
Figure 34.	Recommended footprint for UFBGA100 package	101
Figure 35.	UFBGA100 package marking example	102
Figure 36.	LQFP100 package outline	103
Figure 37.	Recommended footprint for LQFP100 package	104
Figure 38.	LQFP100 package marking example	105
Figure 39.	UFBGA64 package outline	106
Figure 40.	Recommended footprint for UFBGA64 package	107
Figure 41.	UFBGA64 package marking example	108
Figure 42.	WLCSP64 package outline	109
Figure 43.	Recommended footprint for WLCSP64 package	110
Figure 44.	WLCSP64 package marking example	111
Figure 45.	LQFP64 package outline	112
Figure 46.	Recommended footprint for LQFP64 package	113
Figure 47.	LQFP64 package marking example	114
Figure 48.	LQFP48 package outline	115

2 Description

The STM32F091xB/xC microcontrollers incorporate the high-performance ARM® Cortex®-M0 32-bit RISC core operating at up to 48 MHz frequency, high-speed embedded memories (up to 256 Kbytes of Flash memory and 32 Kbytes of SRAM), and an extensive range of enhanced peripherals and I/Os. The device offers standard communication interfaces (two I²Cs, two SPIs/one I²S, one HDMI CEC and up to eight USARTs), one CAN, one 12-bit ADC, one 12-bit DAC with two channels, seven 16-bit timers, one 32-bit timer and an advanced-control PWM timer.


The STM32F091xB/xC microcontrollers operate in the -40 to +85 °C and -40 to +105 °C temperature ranges, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving modes allows the design of low-power applications.

The STM32F091xB/xC microcontrollers include devices in seven different packages ranging from 48 pins to 100 pins with a die form also available upon request. Depending on the device chosen, different sets of peripherals are included.

These features make the STM32F091xB/xC microcontrollers suitable for a wide range of applications such as application control and user interfaces, hand-held equipment, A/V receivers and digital TV, PC peripherals, gaming and GPS platforms, industrial applications, PLCs, inverters, printers, scanners, alarm systems, video intercoms and HVACs.

back to the internal RC oscillator. A software interrupt is generated if enabled. Similarly, full interrupt management of the PLL clock entry is available when necessary (for example on failure of an indirectly used external crystal, resonator or oscillator).

Figure 2. Clock tree



Several prescalers allow the application to configure the frequency of the AHB and the APB domains. The maximum frequency of the AHB and the APB domains is 48 MHz.

Additionally, also the internal RC 48 MHz oscillator can be selected for system clock or PLL input source. This oscillator can be automatically fine-trimmed by the means of the CRS peripheral using the external synchronization.

3.7 General-purpose inputs/outputs (GPIOs)

Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions.

The I/O configuration can be locked if needed following a specific sequence in order to avoid spurious writing to the I/Os registers.

3.8 Direct memory access controller (DMA)

The 12-channel general-purpose DMAs (seven channels for DMA1 and five channels for DMA2) manage memory-to-memory, peripheral-to-memory and memory-to-peripheral transfers.

The DMAs support circular buffer management, removing the need for user code intervention when the controller reaches the end of the buffer.

Each channel is connected to dedicated hardware DMA requests, with support for software trigger on each channel. Configuration is made by software and transfer sizes between source and destination are independent.

DMA can be used with the main peripherals: SPIx, I2Sx, I2Cx, USARTx, all TIMx timers (except TIM14), DAC and ADC.

3.9 Interrupts and events

3.9.1 Nested vectored interrupt controller (NVIC)

The STM32F0xx family embeds a nested vectored interrupt controller able to handle up to 32 maskable interrupt channels (not including the 16 interrupt lines of Cortex[®]-M0) and 4 priority levels.

- Closely coupled NVIC gives low latency interrupt processing
- Interrupt entry vector table address passed directly to the core
- Closely coupled NVIC core interface
- Allows early processing of interrupts
- Processing of late arriving higher priority interrupts
- Support for tail-chaining
- Processor state automatically saved
- Interrupt entry restored on interrupt exit with no instruction overhead

This hardware block provides flexible interrupt management features with minimal interrupt latency.

Table 10. STM32F091xB/xC USART implementation (continued)

USART modes/features ⁽¹⁾	USART1 USART2 USART3	USART4	USART5 USART6 USART7 USART8
Single-wire half-duplex communication	X	X	X
IrDA SIR ENDEC block	X	-	-
LIN mode	X	-	-
Dual clock domain and wakeup from Stop mode	X	-	-
Receiver timeout interrupt	X	-	-
Modbus communication	X	-	-
Auto baud rate detection	X	-	-
Driver Enable	X	X	X

1. X = supported.

3.18 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

Two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I²S interfaces (multiplexed with SPI1 and SPI2 respectively) supporting four different audio standards can operate as master or slave at half-duplex communication mode. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, they can output a clock for an external audio component at 256 times the sampling frequency.

Table 11. STM32F091xB/xC SPI/I²S implementation

SPI features ⁽¹⁾	SPI1 and SPI2
Hardware CRC calculation	X
Rx/Tx FIFO	X
NSS pulse mode	X
I ² S mode	X
TI mode	X

1. X = supported.

Table 13. STM32F091xB/xC pin definitions (continued)

Pin numbers							Pin name (function upon reset)	Pin type	I/O structure	Notes	Pin functions	
UFBGA100	LQFP100	UFBGA64	LQFP64	WL CSP64	LQFP48/UQFPN48						Alternate functions	Additional functions
J10	59	-	-	-	-	PD12	I/O	FT			USART3_RTS, TSC_G8_IO1, USART8_CK_RTS	-
H12	60	-	-	-	-	PD13	I/O	FT			TSC_G8_IO2, USART8_TX	-
H11	61	-	-	-	-	PD14	I/O	FT			TSC_G8_IO3, USART8_RX	-
H10	62	-	-	-	-	PD15	I/O	FT			TSC_G8_IO4, CRS_SYNC, USART7_CK_RTS	-
E12	63	F6	37	E1	-	PC6	I/O	FT	(3)		TIM3_CH1, USART7_TX	-
E11	64	E7	38	D1	-	PC7	I/O	FT	(3)		TIM3_CH2, USART7_RX	-
E10	65	E8	39	E2	-	PC8	I/O	FT	(3)		TIM3_CH3, USART8_TX	-
D12	66	D8	40	E3	-	PC9	I/O	FT	(3)		TIM3_CH4, USART8_RX	-
D11	67	D7	41	D2	29	PA8	I/O	FT	(3)		USART1_CK, TIM1_CH1, EVENTOUT, MCO, CRS_SYNC	-
D10	68	C7	42	C1	30	PA9	I/O	FT	(3)		USART1_TX, TIM1_CH2, TIM15_BKIN, MCO, TSC_G4_IO1, I2C1_SCL	-
C12	69	C6	43	C2	31	PA10	I/O	FT	(3)		USART1_RX, TIM1_CH3, TIM17_BKIN, TSC_G4_IO2, I2C1_SDA	-
B12	70	C8	44	D3	32	PA11	I/O	FT	(3)		CAN_RX, USART1_CTS, TIM1_CH4, COMP1_OUT, TSC_G4_IO3, EVENTOUT, I2C2_SCL	-
A12	71	B8	45	B1	33	PA12	I/O	FT	(3)		CAN_TX, USART1_RTS, TIM1_ETR, COMP2_OUT, TSC_G4_IO4, EVENTOUT, I2C2_SDA	-
A11	72	A8	46	C3	34	PA13	I/O	FT	(3) (4)		IR_OUT, SWDIO	-
C11	73	-	-	-	-	PF6	I/O	FT	(3)		-	-
F11	74	D6	47	B2	35	VSS	S	-			Ground	
G11	75	E6	48	A1	36	VDDIO2	S	-			Digital power supply	

Table 16. Alternate functions selected through GPIOC_AFR registers for port C

Pin name	AF0	AF1	AF2
PC0	EVENTOUT	USART7_TX	USART6_TX
PC1	EVENTOUT	USART7_RX	USART6_RX
PC2	EVENTOUT	SPI2_MISO, I2S2_MCK	USART8_TX
PC3	EVENTOUT	SPI2_MOSI, I2S2_SD	USART8_RX
PC4	EVENTOUT	USART3_TX	-
PC5	TSC_G3_IO1	USART3_RX	-
PC6	TIM3_CH1	USART7_TX	-
PC7	TIM3_CH2	USART7_RX	-
PC8	TIM3_CH3	USART8_TX	-
PC9	TIM3_CH4	USART8_RX	-
PC10	USART4_TX	USART3_TX	-
PC11	USART4_RX	USART3_RX	-
PC12	USART4_CK	USART3_CK	USART5_TX
PC13	-	-	-
PC14	-	-	-
PC15	-	-	-

Table 17. Alternate functions selected through GPIOD_AFR registers for port D

Pin name	AF0	AF1	AF2
PD0	CAN_RX	SPI2_NSS, I2S2_WS	-
PD1	CAN_TX	SPI2_SCK, I2S2_CK	-
PD2	TIM3_ETR	USART3_RTS	USART5_RX
PD3	USART2_CTS	SPI2_MISO, I2S2_MCK	-
PD4	USART2_RTS	SPI2_MOSI, I2S2_SD	-
PD5	USART2_TX	-	-
PD6	USART2_RX	-	-
PD7	USART2_CK	-	-
PD8	USART3_TX	-	-
PD9	USART3_RX	-	-
PD10	USART3_CK	-	-
PD11	USART3_CTS	-	-
PD12	USART3_RTS	TSC_G8_IO1	USART8_CK_RTS
PD13	USART8_TX	TSC_G8_IO2	-
PD14	USART8_RX	TSC_G8_IO3	-
PD15	CRS_SYNC	TSC_G8_IO4	USART7_CK_RTS

Table 25. Operating conditions at power-up / power-down

Symbol	Parameter	Conditions	Min	Max	Unit
t_{VDD}	V_{DD} rise time rate	-	0	∞	$\mu\text{s}/\text{V}$
	V_{DD} fall time rate		20	∞	
t_{VDDA}	V_{DDA} rise time rate	-	0	∞	$\mu\text{s}/\text{V}$
	V_{DDA} fall time rate		20	∞	

6.3.3 Embedded reset and power control block characteristics

The parameters given in [Table 26](#) are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 24: General operating conditions](#).

Table 26. Embedded reset and power control block characteristics


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{POR/PDR}^{(1)}$	Power on/power down reset threshold	Falling edge ⁽²⁾	1.80	1.88	1.96 ⁽³⁾	V
		Rising edge	1.84 ⁽³⁾	1.92	2.00	V
$V_{PDRhyst}$	PDR hysteresis	-	-	40	-	mV
$t_{RSTTEMPO}^{(4)}$	Reset temporization	-	1.50	2.50	4.50	ms

1. The PDR detector monitors V_{DD} and also V_{DDA} (if kept enabled in the option bytes). The POR detector monitors only V_{DD} .
2. The product behavior is guaranteed by design down to the minimum $V_{POR/PDR}$ value.
3. Data based on characterization results, not tested in production.
4. Guaranteed by design, not tested in production.

Table 27. Programmable voltage detector characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{PVD0}	PVD threshold 0	Rising edge	2.1	2.18	2.26	V
		Falling edge	2	2.08	2.16	V
V_{PVD1}	PVD threshold 1	Rising edge	2.19	2.28	2.37	V
		Falling edge	2.09	2.18	2.27	V
V_{PVD2}	PVD threshold 2	Rising edge	2.28	2.38	2.48	V
		Falling edge	2.18	2.28	2.38	V
V_{PVD3}	PVD threshold 3	Rising edge	2.38	2.48	2.58	V
		Falling edge	2.28	2.38	2.48	V
V_{PVD4}	PVD threshold 4	Rising edge	2.47	2.58	2.69	V
		Falling edge	2.37	2.48	2.59	V
V_{PVD5}	PVD threshold 5	Rising edge	2.57	2.68	2.79	V
		Falling edge	2.47	2.58	2.69	V

Figure 17. Typical application with an 8 MHz crystal



1. R_{EXT} value depends on the crystal characteristics.

Low-speed external clock generated from a crystal resonator

The low-speed external (LSE) clock can be supplied with a 32.768 kHz crystal resonator oscillator. All the information given in this paragraph are based on design simulation results obtained with typical external components specified in [Table 40](#). In the application, the resonator and the load capacitors have to be placed as close as possible to the oscillator pins in order to minimize output distortion and startup stabilization time. Refer to the crystal resonator manufacturer for more details on the resonator characteristics (frequency, package, accuracy).

Table 40. LSE oscillator characteristics ($f_{LSE} = 32.768 \text{ kHz}$)

Symbol	Parameter	Conditions ⁽¹⁾	Min ⁽²⁾	Typ	Max ⁽²⁾	Unit
I_{DD}	LSE current consumption	low drive capability	-	0.5	0.9	μA
		medium-low drive capability	-	-	1	
		medium-high drive capability	-	-	1.3	
		high drive capability	-	-	1.6	
g_m	Oscillator transconductance	low drive capability	5	-	-	$\mu\text{A/V}$
		medium-low drive capability	8	-	-	
		medium-high drive capability	15	-	-	
		high drive capability	25	-	-	
$t_{SU(LSE)}^{(3)}$	Startup time	V_{DDIOx} is stabilized	-	2	-	s

- Refer to the note and caution paragraphs below the table, and to the application note AN2867 "Oscillator design guide for ST microcontrollers".
- Guaranteed by design, not tested in production.
- $t_{SU(LSE)}$ is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768 kHz oscillation is reached. This value is measured for a standard crystal and it can vary significantly with the crystal manufacturer

Table 53. I/O static characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
R_{PU}	Weak pull-up equivalent resistor ⁽³⁾	$V_{IN} = V_{SS}$	25	40	55	kΩ
R_{PD}	Weak pull-down equivalent resistor ⁽³⁾	$V_{IN} = -V_{DDIOx}$	25	40	55	kΩ
C_{IO}	I/O pin capacitance	-	-	5	-	pF

1. Data based on design simulation only. Not tested in production.
2. The leakage could be higher than the maximum value, if negative current is injected on adjacent pins. Refer to [Table 52: I/O current injection susceptibility](#).
3. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable PMOS/NMOS. This PMOS/NMOS contribution to the series resistance is minimal (~10% order).

All I/Os are CMOS- and TTL-compliant (no software configuration required). Their characteristics cover more than the strict CMOS-technology or TTL parameters. The coverage of these requirements is shown in [Figure 22](#) for standard I/Os, and in [Figure 23](#) for 5 V-tolerant I/Os. The following curves are design simulation results, not tested in production.

Input/output AC characteristics

The definition and values of input/output AC characteristics are given in [Figure 24](#) and [Table 55](#), respectively. Unless otherwise specified, the parameters given are derived from tests performed under the ambient temperature and supply voltage conditions summarized in [Table 24: General operating conditions](#).


Table 55. I/O AC characteristics⁽¹⁾⁽²⁾

OSPEEDRy [1:0] value ⁽¹⁾	Symbol	Parameter	Conditions	Min	Max	Unit
x0	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} \geq 2 \text{ V}$	-	2	MHz
	$t_f(\text{IO})\text{out}$	Output fall time		-	125	ns
	$t_r(\text{IO})\text{out}$	Output rise time		-	125	
	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} < 2 \text{ V}$	-	1	MHz
	$t_f(\text{IO})\text{out}$	Output fall time		-	125	ns
	$t_r(\text{IO})\text{out}$	Output rise time		-	125	
01	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} \geq 2 \text{ V}$	-	10	MHz
	$t_f(\text{IO})\text{out}$	Output fall time		-	25	ns
	$t_r(\text{IO})\text{out}$	Output rise time		-	25	
	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽³⁾	$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} < 2 \text{ V}$	-	4	MHz
	$t_f(\text{IO})\text{out}$	Output fall time		-	62.5	ns
	$t_r(\text{IO})\text{out}$	Output rise time		-	62.5	
11	$f_{\max(\text{IO})\text{out}}$	Maximum frequency ⁽³⁾	$C_L = 30 \text{ pF}, V_{\text{DDIO}_x} \geq 2.7 \text{ V}$	-	50	MHz
			$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} \geq 2.7 \text{ V}$	-	30	
			$C_L = 50 \text{ pF}, 2 \text{ V} \leq V_{\text{DDIO}_x} < 2.7 \text{ V}$	-	20	
			$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} < 2 \text{ V}$	-	10	
	$t_f(\text{IO})\text{out}$	Output fall time	$C_L = 30 \text{ pF}, V_{\text{DDIO}_x} \geq 2.7 \text{ V}$	-	5	ns
			$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} \geq 2.7 \text{ V}$	-	8	
			$C_L = 50 \text{ pF}, 2 \text{ V} \leq V_{\text{DDIO}_x} < 2.7 \text{ V}$	-	12	
			$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} < 2 \text{ V}$	-	25	
	$t_r(\text{IO})\text{out}$	Output rise time	$C_L = 30 \text{ pF}, V_{\text{DDIO}_x} \geq 2.7 \text{ V}$	-	5	ns
			$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} \geq 2.7 \text{ V}$	-	8	
			$C_L = 50 \text{ pF}, 2 \text{ V} \leq V_{\text{DDIO}_x} < 2.7 \text{ V}$	-	12	
			$C_L = 50 \text{ pF}, V_{\text{DDIO}_x} < 2 \text{ V}$	-	25	

Table 56. NRST pin characteristics (continued)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$V_{\text{hys}}(\text{NRST})$	NRST Schmitt trigger voltage hysteresis	-	-	200	-	mV
R_{PU}	Weak pull-up equivalent resistor ⁽²⁾	$V_{\text{IN}} = V_{\text{SS}}$	25	40	55	kΩ
$V_{\text{F}}(\text{NRST})$	NRST input filtered pulse	-	-	-	100 ⁽¹⁾	ns
$V_{\text{NF}}(\text{NRST})$	NRST input not filtered pulse	$2.7 < V_{\text{DD}} < 3.6$	300 ⁽³⁾	-	-	ns
		$2.0 < V_{\text{DD}} < 3.6$	500 ⁽³⁾	-	-	ns

1. Data based on design simulation only. Not tested in production.
2. The pull-up is designed with a true resistance in series with a switchable PMOS. This PMOS contribution to the series resistance is minimal (~10% order).
3. Data based on design simulation only. Not tested in production.

Figure 25. Recommended NRST pin protection

1. The external capacitor protects the device against parasitic resets.
2. The user must ensure that the level on the NRST pin can go below the $V_{\text{IL}}(\text{NRST})$ max level specified in [Table 56: NRST pin characteristics](#). Otherwise the reset will not be taken into account by the device.

6.3.16 12-bit ADC characteristics

Unless otherwise specified, the parameters given in [Table 57](#) are derived from tests performed under the conditions summarized in [Table 24: General operating conditions](#).

Note: It is recommended to perform a calibration after each power-up.

Table 57. ADC characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{DDA}	Analog supply voltage for ADC ON	-	2.4	-	3.6	V
I_{DDA} (ADC)	Current consumption of the ADC ⁽¹⁾	$V_{\text{DDA}} = 3.3$ V	-	0.9	-	mA
f_{ADC}	ADC clock frequency	-	0.6	-	14	MHz
f_s ⁽²⁾	Sampling rate	12-bit resolution	0.043	-	1	MHz

6.3.19 Temperature sensor characteristics

Table 62. TS characteristics

Symbol	Parameter	Min	Typ	Max	Unit
$T_L^{(1)}$	V_{SENSE} linearity with temperature	-	± 1	± 2	°C
Avg_Slope ⁽¹⁾	Average slope	4.0	4.3	4.6	mV/°C
V_{30}	Voltage at 30 °C (± 5 °C) ⁽²⁾	1.34	1.43	1.52	V
$t_{START}^{(1)}$	ADC_IN16 buffer startup time	-	-	10	μs
$t_{S_temp}^{(1)}$	ADC sampling time when reading the temperature	4	-	-	μs

1. Guaranteed by design, not tested in production.

2. Measured at $V_{DDA} = 3.3$ V ± 10 mV. The V_{30} ADC conversion result is stored in the TS_CAL1 byte. Refer to [Table 3: Temperature sensor calibration values](#).

6.3.20 V_{BAT} monitoring characteristics

Table 63. V_{BAT} monitoring characteristics

Symbol	Parameter	Min	Typ	Max	Unit
R	Resistor bridge for V_{BAT}	-	2×50	-	kΩ
Q	Ratio on V_{BAT} measurement	-	2	-	-
$Er^{(1)}$	Error on Q	-1	-	+1	%
$t_{S_vbat}^{(1)}$	ADC sampling time when reading the V_{BAT}	4	-	-	μs

1. Guaranteed by design, not tested in production.

6.3.21 Timer characteristics

The parameters given in the following tables are guaranteed by design.

Refer to [Section 6.3.14: I/O port characteristics](#) for details on the input/output alternate function characteristics (output compare, input capture, external clock, PWM output).

Table 64. TIMx characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
$t_{res(TIM)}$	Timer resolution time	-	-	1	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48$ MHz	-	20.8	-	ns
f_{EXT}	Timer external clock frequency on CH1 to CH4	-	-	$f_{TIMxCLK}/2$	-	MHz
		$f_{TIMxCLK} = 48$ MHz	-	24	-	MHz
t_{MAX_COUNT}	16-bit timer maximum period	-	-	2^{16}	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48$ MHz	-	1365	-	μs
	32-bit counter maximum period	-	-	2^{32}	-	$t_{TIMxCLK}$
		$f_{TIMxCLK} = 48$ MHz	-	89.48	-	s

Table 67. I²C analog filter characteristics⁽¹⁾

Symbol	Parameter	Min	Max	Unit
t _{AF}	Maximum width of spikes that are suppressed by the analog filter	50 ⁽²⁾	260 ⁽³⁾	ns

1. Guaranteed by design, not tested in production.
2. Spikes with widths below t_{AF(min)} are filtered.
3. Spikes with widths above t_{AF(max)} are not filtered

SPI/I²S characteristics

Unless otherwise specified, the parameters given in [Table 68](#) for SPI or in [Table 69](#) for I²S are derived from tests performed under the ambient temperature, f_{PCLKx} frequency and supply voltage conditions summarized in [Table 24: General operating conditions](#).


Refer to [Section 6.3.14: I/O port characteristics](#) for more details on the input/output alternate function characteristics (NSS, SCK, MOSI, MISO for SPI and WS, CK, SD for I²S).

Table 68. SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{SCK} 1/t _{c(SCK)}	SPI clock frequency	Master mode	-	18	MHz
t _{r(SCK)} t _{f(SCK)}		Slave mode	-	18	
t _{su(NSS)}	NSS setup time	Slave mode	4Tpclk	-	ns
t _{h(NSS)}	NSS hold time	Slave mode	2Tpclk + 10	-	
t _{w(SCKH)} t _{w(SCKL)}	SCK high and low time	Master mode, f _{PCLK} = 36 MHz, presc = 4	Tpclk/2 - 2	Tpclk/2 + 1	
t _{su(MI)} t _{su(SI)}	Data input setup time	Master mode	4	-	
		Slave mode	5	-	
t _{h(MI)}	Data input hold time	Master mode	4	-	
t _{h(SI)}		Slave mode	5	-	
t _{a(SO)} ⁽²⁾	Data output access time	Slave mode, f _{PCLK} = 20 MHz	0	3Tpclk	
t _{dis(SO)} ⁽³⁾	Data output disable time	Slave mode	0	18	
t _{v(SO)}	Data output valid time	Slave mode (after enable edge)	-	22.5	
t _{v(MO)}	Data output valid time	Master mode (after enable edge)	-	6	
t _{h(SO)}	Data output hold time	Slave mode (after enable edge)	11.5	-	
		Master mode (after enable edge)	2	-	
DuCy(SCK)	SPI slave input clock duty cycle	Slave mode	25	75	%

1. Data based on characterization results, not tested in production.
2. Min time is for the minimum time to drive the output and the max time is for the maximum time to validate the data.
3. Min time is for the minimum time to invalidate the output and the max time is for the maximum time to put the data in Hi-Z

Figure 30. SPI timing diagram - master mode



1. Measurement points are done at CMOS levels: 0.3 V_{DD} and 0.7 V_{DD}.

Table 69. I²S characteristics⁽¹⁾


Symbol	Parameter	Conditions	Min	Max	Unit
f_{CK} $1/t_{c(CK)}$	I ² S clock frequency	Master mode (data: 16 bits, Audio frequency = 48 kHz)	1.597	1.601	MHz
		Slave mode	0	6.5	
$t_{r(CK)}$	I ² S clock rise time	Capacitive load C _L = 15 pF	-	10	ns
$t_{f(CK)}$	I ² S clock fall time		-	12	
$t_{w(CKH)}$	I ² S clock high time	Master f _{PCLK} = 16 MHz, audio frequency = 48 kHz	306	-	
$t_{w(CKL)}$	I ² S clock low time		312	-	
$t_{v(WS)}$	WS valid time	Master mode	2	-	
$t_{h(WS)}$	WS hold time	Master mode	2	-	
$t_{su(WS)}$	WS setup time	Slave mode	7	-	
$t_{h(WS)}$	WS hold time	Slave mode	0	-	
DuCy(SCK)	I ² S slave input clock duty cycle	Slave mode	25	75	%

Device marking

The following figure gives an example of topside marking orientation versus pin 1 identifier location.

Other optional marking or inset/upset marks, which identify the parts throughout supply chain operations, are not indicated below.

Figure 35. UFBGA100 package marking example



1. Parts marked as "ES", "E" or accompanied by an Engineering Sample notification letter, are not yet qualified and therefore not yet ready to be used in production and any consequences deriving from such usage will not be at ST charge. In no event, ST will be liable for any customer usage of these engineering samples in production. ST Quality has to be contacted prior to any decision to use these Engineering Samples to run qualification activity.

7.8 Thermal characteristics

The maximum chip junction temperature ($T_J\max$) must never exceed the values given in [Table 24: General operating conditions](#).

The maximum chip-junction temperature, $T_J\max$, in degrees Celsius, may be calculated using the following equation:

$$T_J\max = T_A\max + (P_D\max \times \Theta_{JA})$$

Where:

- $T_A\max$ is the maximum ambient temperature in °C,
- Θ_{JA} is the package junction-to-ambient thermal resistance, in °C/W,
- $P_D\max$ is the sum of $P_{INT}\max$ and $P_{I/O}\max$ ($P_D\max = P_{INT}\max + P_{I/O}\max$),
- $P_{INT}\max$ is the product of I_{DD} and V_{DD} , expressed in Watts. This is the maximum chip internal power.

$P_{I/O}\max$ represents the maximum power dissipation on output pins where:

$$P_{I/O}\max = \sum (V_{OL} \times I_{OL}) + \sum ((V_{DDIOX} - V_{OH}) \times I_{OH}),$$

taking into account the actual V_{OL}/I_{OL} and V_{OH}/I_{OH} of the I/Os at low and high level in the application.

Table 80. Package thermal characteristics

Symbol	Parameter	Value	Unit
Θ_{JA}	Thermal resistance junction-ambient UFBGA100 - 7 × 7 mm	55	°C/W
	Thermal resistance junction-ambient LQFP100 - 14 × 14 mm	42	
	Thermal resistance junction-ambient UFBGA64 - 5 × 5 mm / 0.5 mm pitch	65	
	Thermal resistance junction-ambient LQFP64 - 10 × 10 mm / 0.5 mm pitch	44	
	Thermal resistance junction-ambient WLCSP64 - 0.4 mm pitch	53	
	Thermal resistance junction-ambient LQFP48 - 7 × 7 mm	54	
	Thermal resistance junction-ambient UFQFPN48 - 7 × 7 mm	32	

7.8.1 Reference document

JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural Convection (Still Air). Available from www.jedec.org

7.8.2 Selecting the product temperature range

When ordering the microcontroller, the temperature range is specified in the ordering information scheme shown in [Section 8: Ordering information](#).

Using the values obtained in [Table 80](#) $T_{J\max}$ is calculated as follows:

- For LQFP64, 45 °C/W

$$T_{J\max} = 100 \text{ }^{\circ}\text{C} + (45 \text{ }^{\circ}\text{C/W} \times 134 \text{ mW}) = 100 \text{ }^{\circ}\text{C} + 6.03 \text{ }^{\circ}\text{C} = 106.03 \text{ }^{\circ}\text{C}$$

This is above the range of the suffix 6 version parts ($-40 < T_J < 105 \text{ }^{\circ}\text{C}$).

In this case, parts must be ordered at least with the temperature range suffix 7 (see [Section 8: Ordering information](#)) unless we reduce the power dissipation in order to be able to use suffix 6 parts.

Refer to the figure below to select the required temperature range (suffix 6 or 7) according to your temperature or power requirements.

Figure 54. LQFP64 P_D max versus T_A




Table 82. Document revision history (continued)

Date	Revision	Changes
17-Dec-2015	3 (continued)	<p>Section 6: Electrical characteristics:</p> <ul style="list-style-type: none"> – footnote for V_{IN} max value in Table 21: Voltage characteristics – Table 28: Embedded internal reference voltage: added t_{START} parameter and removal of -40°-to-85° condition for V_{REFINT} and associated note – Figure 18: Typical application with a 32.768 kHz crystal - correction of OSC_IN and OSC_OUT to OSC32_IN and OSC32_OUT and f_{HSE} to f_{LSE} – Table 50: ESD absolute maximum ratings updated – V_{DDIOx} replaced V_{DD} in Figure 22: TC and TT_a I/O input characteristics and Figure 23: Five volt tolerant (FT and FTf) I/O input characteristics – Table 53: I/O static characteristics- note removed – Table 57: ADC characteristics - updated some parameter values, test conditions and added footnotes ⁽³⁾ and ⁽⁴⁾ – I_{DDA} max value (DAC DC current consumption) in Table 60: DAC characteristics – Table 61: Comparator characteristics - min value added for V_{DDA} – Table 62: TS characteristics: removed the minimum value for t_{START} symbol and updated parameter name – R parameter typical. value in Table 63: V_{BAT} monitoring characteristics – Table 64: TIMx characteristics: removed Res_{TM} parameter line and all values put in new Typ column, $t_{COUNTER}$ substituted with t_{MAX_COUNT}, values defined as powers of two – Table 69: PS characteristics reorganized and max value added for $t_{V(SD_ST)}$ – Figure 32: PS master timing diagram (Philips protocol) added definition of edge level references <p>Section 7: Package information:</p> <ul style="list-style-type: none"> – Figure 33: UFBGA100 package outline and associated Table 70 updated – Figure 34 and associated Table 71 updated – Figure 35: UFBGA100 package marking example and associated text updated – Figure 38: LQFP100 package marking example and associated text updated – Table 74: UFBGA64 recommended PCB design rules added – Figure 41: UFBGA64 package marking example added <p>Section 8: Part numbering:</p> <ul style="list-style-type: none"> – added tray packing to options