

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

Product Status	Active
Core Processor	ARM® Cortex®-M0
Core Size	32-Bit Single-Core
Speed	48MHz
Connectivity	CANbus, I ² C, IrDA, LINbus, SPI, UART/USART
Peripherals	DMA, I ² S, POR, PWM, WDT
Number of I/O	52
Program Memory Size	256KB (256K x 8)
Program Memory Type	FLASH
EEPROM Size	-
RAM Size	32K x 8
Voltage - Supply (Vcc/Vdd)	2V ~ 3.6V
Data Converters	A/D 19x12b; D/A 2x12b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 105°C (TA)
Mounting Type	Surface Mount
Package / Case	64-UFBGA, WLCSP
Supplier Device Package	64-WLCSP (3.35x3.59)
Purchase URL	https://www.e-xfl.com/product-detail/stmicroelectronics/stm32f091rcy7tr

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Contents

1	Introd	luction									
2	Description										
3	Functional overview										
	3.1	ARM [®] -0	Cortex [®] -M0 core								
	3.2	Memori	es 13								
	3.3	Boot modes									
	3.4	Cyclic redundancy check calculation unit (CRC)									
	3.5	Power r	nanagement								
		3.5.1	Power supply schemes								
		3.5.2	Power supply supervisors								
		3.5.3	Voltage regulator								
		3.5.4	Low-power modes								
	3.6	Clocks a	and startup								
	3.7	General	-purpose inputs/outputs (GPIOs) 17								
	3.8	Direct memory access controller (DMA) 17									
	3.9	Interrup	ts and events								
		3.9.1	Nested vectored interrupt controller (NVIC)								
		3.9.2	Extended interrupt/event controller (EXTI)								
	3.10	Analog-	to-digital converter (ADC) 18								
		3.10.1	Temperature sensor								
		3.10.2	Internal voltage reference (V _{REFINT})								
		3.10.3	V _{BAT} battery voltage monitoring								
	3.11	Digital-t	o-analog converter (DAC) 19								
	3.12	Compar	rators (COMP) 19								
	3.13	Touch s	ensing controller (TSC) 20								
	3.14	Timers a	and watchdogs								
		3.14.1	Advanced-control timer (TIM1)								
		3.14.2	General-purpose timers (TIM2, 3, 14, 15, 16, 17)								
		3.14.3	Basic timers TIM6 and TIM723								
		3.14.4	Independent watchdog (IWDG) 23								
		3.14.5	System window watchdog (WWDG)23								



3 Functional overview

Figure 1 shows the general block diagram of the STM32F091xB/xC devices.

3.1 ARM[®]-Cortex[®]-M0 core

The ARM[®] Cortex[®]-M0 is a generation of ARM 32-bit RISC processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

The ARM[®] Cortex[®]-M0 processors feature exceptional code-efficiency, delivering the high performance expected from an ARM core, with memory sizes usually associated with 8- and 16-bit devices.

The STM32F091xB/xC devices embed ARM core and are compatible with all ARM tools and software.

3.2 Memories

The device has the following features:

- 32 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait states and featuring embedded parity checking with exception generation for fail-critical applications.
- The non-volatile memory is divided into two arrays:
 - up to 256 Kbytes of embedded Flash memory for programs and data
 - Option bytes

The option bytes are used to write-protect the memory (with 4 KB granularity) and/or readout-protect the whole memory with the following options:

- Level 0: no readout protection
- Level 1: memory readout protection, the Flash memory cannot be read from or written to if either debug features are connected or boot in RAM is selected
- Level 2: chip readout protection, debug features (Cortex[®]-M0 serial wire) and boot in RAM selection disabled

3.3 Boot modes

At startup, the boot pin and boot selector option bits are used to select one of the three boot options:

- boot from User Flash memory
- boot from System Memory
- boot from embedded SRAM

The boot pin is shared with the standard GPIO and can be disabled through the boot selector option bits. The boot loader is located in System Memory. It is used to reprogram the Flash memory by using USART on pins PA14/PA15 or PA9/PA10 or I²C on pins PB6/PB7.



DocID026284 Rev 4

precise voltage of V_{REFINT} is individually measured for each part by ST during production test and stored in the system memory area. It is accessible in read-only mode.

Calibration value name	Description	Memory address		
VREFINT_CAL	Raw data acquired at a temperature of 30 °C (± 5 °C), V _{DDA} = 3.3 V (± 10 mV)	0x1FFF F7BA - 0x1FFF F7BB		

Table 4. Internal voltage reference calibration values

3.10.3 V_{BAT} battery voltage monitoring

This embedded hardware feature allows the application to measure the V_{BAT} battery voltage using the internal ADC channel ADC_IN18. As the V_{BAT} voltage may be higher than V_{DDA}, and thus outside the ADC input range, the V_{BAT} pin is internally connected to a bridge divider by 2. As a consequence, the converted digital value is half the V_{BAT} voltage.

3.11 Digital-to-analog converter (DAC)

The two 12-bit buffered DAC channels can be used to convert digital signals into analog voltage signal outputs. The chosen design structure is composed of integrated resistor strings and an amplifier in non-inverting configuration.

This digital Interface supports the following features:

- 8-bit or 12-bit monotonic output
- Left or right data alignment in 12-bit mode
- Synchronized update capability
- Noise-wave generation
- Triangular-wave generation
- Dual DAC channel independent or simultaneous conversions
- DMA capability for each channel
- External triggers for conversion

Six DAC trigger inputs are used in the device. The DAC is triggered through the timer trigger outputs and the DAC interface is generating its own DMA requests.

3.12 Comparators (COMP)

The device embeds two fast rail-to-rail low-power comparators with programmable reference voltage (internal or external), hysteresis and speed (low speed for low power) and with selectable output polarity.

The reference voltage can be one of the following:

- External I/O
- DAC output pins
- Internal reference voltage or submultiple (1/4, 1/2, 3/4).Refer to *Table 28: Embedded internal reference voltage* for the value and precision of the internal reference voltage.



	Number of capacitive sensing channels									
Analog I/O group	STM32F091Vx	STM32F091Rx	STM32F091Cx							
G1	3	3	3							
G2	3	3	3							
G3	3	3	2							
G4	3	3	3							
G5	3	3	3							
G6	3	3	3							
G7	3	0	0							
G8	3	0	0							
Number of capacitive sensing channels	24	18	17							

Table 6. Number of capacitive sensing channels available on STM32F091xB/xC devices

3.14 Timers and watchdogs

The STM32F091xB/xC devices include up to six general-purpose timers, two basic timers and an advanced control timer.

Table 7 compares the features of the different timers.

Timer type	Timer	Counter resolution	Counter type	Prescaler factor	DMA request generation	Capture/compare channels	Complementary outputs
Advanced control	TIM1	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	3
	TIM2 32-bit		Up, down, up/down	integer from 1 to 65536	Yes	4	-
	TIM3	16-bit	Up, down, up/down	integer from 1 to 65536	Yes	4	-
General purpose	TIM14	16-bit	Up	integer from 1 to 65536	No	1	-
	TIM15	16-bit	Up	integer from 1 to 65536	Yes	2	1
	TIM16 TIM17	16-bit	Up	integer from 1 to 65536	Yes	1	1
Basic	TIM6 TIM7	16-bit	Up	integer from 1 to 65536	Yes	-	-

Table 7. Timer feature comparison



3.14.1 Advanced-control timer (TIM1)

The advanced-control timer (TIM1) can be seen as a three-phase PWM multiplexed on six channels. It has complementary PWM outputs with programmable inserted dead times. It can also be seen as a complete general-purpose timer. The four independent channels can be used for:

- input capture
- output compare
- PWM generation (edge or center-aligned modes)
- one-pulse mode output

If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If configured as the 16-bit PWM generator, it has full modulation capability (0-100%).

The counter can be frozen in debug mode.

Many features are shared with those of the standard timers which have the same architecture. The advanced control timer can therefore work together with the other timers via the Timer Link feature for synchronization or event chaining.

3.14.2 General-purpose timers (TIM2, 3, 14, 15, 16, 17)

There are six synchronizable general-purpose timers embedded in the STM32F091xB/xC devices (see *Table 7* for differences). Each general-purpose timer can be used to generate PWM outputs, or as simple time base.

TIM2, TIM3

STM32F091xB/xC devices feature two synchronizable 4-channel general-purpose timers. TIM2 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIM3 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. They feature 4 independent channels each for input capture/output compare, PWM or one-pulse mode output. This gives up to 12 input captures/output compares/PWMs on the largest packages.

The TIM2 and TIM3 general-purpose timers can work together or with the TIM1 advancedcontrol timer via the Timer Link feature for synchronization or event chaining.

TIM2 and TIM3 both have independent DMA request generation.

These timers are capable of handling quadrature (incremental) encoder signals and the digital outputs from 1 to 3 hall-effect sensors.

Their counters can be frozen in debug mode.

TIM14

This timer is based on a 16-bit auto-reload upcounter and a 16-bit prescaler.

TIM14 features one single channel for input capture/output compare, PWM or one-pulse mode output.

Its counter can be frozen in debug mode.

TIM15, TIM16 and TIM17

These timers are based on a 16-bit auto-reload upcounter and a 16-bit prescaler.



			,	
USART modes/features ⁽¹⁾	USART1 USART2 USART3	USART4	USART5 USART6 USART7 USART8	
Single-wire half-duplex communication	Х	Х	Х	
IrDA SIR ENDEC block	Х	-	-	
LIN mode	Х	-	-	
Dual clock domain and wakeup from Stop mode	Х	-	-	
Receiver timeout interrupt	Х	-	-	
Modbus communication	Х	-	-	
Auto baud rate detection	Х	-	-	
Driver Enable	Х	Х	Х	

Table 10. STM32F091xB/xC USART implementation (continued)

1. X = supported.

3.18 Serial peripheral interface (SPI) / Inter-integrated sound interface (I²S)

Two SPIs are able to communicate up to 18 Mbit/s in slave and master modes in full-duplex and half-duplex communication modes. The 3-bit prescaler gives 8 master mode frequencies and the frame size is configurable from 4 bits to 16 bits.

Two standard I²S interfaces (multiplexed with SPI1 and SPI2 respectively) supporting four different audio standards can operate as master or slave at half-duplex communication mode. They can be configured to transfer 16 and 24 or 32 bits with 16-bit or 32-bit data resolution and synchronized by a specific signal. Audio sampling frequency from 8 kHz up to 192 kHz can be set by an 8-bit programmable linear prescaler. When operating in master mode, they can output a clock for an external audio component at 256 times the sampling frequency.

SPI features ⁽¹⁾	SPI1 and SPI2
Hardware CRC calculation	Х
Rx/Tx FIFO	Х
NSS pulse mode	Х
I ² S mode	Х
TI mode	Х

Table 11. STM32F091xB/xC SPI/I²S implementation

1. X = supported.







Figure 7. WLCSP64 package pinout

1. The above figure shows the package in top view, changing from bottom view in the previous document versions.

Figure 8. LQFP48 package pinout



DocID026284 Rev 4



Pin numbers						13. STM32F091>				Pin functions		
UFBGA100	LQFP100	UFBGA64	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
L4	31	G4	22	G5	16	PA6	I/O	ТТа		SPI1_MISO, I2S1_MCK, TIM3_CH1, TIM1_BKIN, TIM16_CH1, COMP1_OUT, TSC_G2_IO3, EVENTOUT, USART3_CTS	ADC_IN6	
M4	32	H4	23	E4	17	PA7	I/O	ТТа		SPI1_MOSI, I2S1_SD, TIM3_CH2, TIM14_CH1, TIM1_CH1N, TIM17_CH1, COMP2_OUT, TSC_G2_IO4, EVENTOUT	ADC_IN7	
K5	33	H5	24	H5	-	PC4	I/O	TTa		EVENTOUT, USART3_TX	ADC_IN14	
L5	34	H6	25	F4	-	PC5	I/O	ТТа		TSC_G3_IO1, USART3_RX	ADC_IN15, WKUP5	
M5	35	F5	26	G4	18	PB0	I/O	ТТа		TIM3_CH3, TIM1_CH2N, TSC_G3_IO2, EVENTOUT, USART3_CK	ADC_IN8	
M6	36	G5	27	F3	19	PB1	I/O	TTa		TIM3_CH4, USART3_RTS, TIM14_CH1, TIM1_CH3N, TSC_G3_IO3	ADC_IN9	
L6	37	G6	28	H4	20	PB2	I/O	FT		TSC_G3_IO4	-	
M7	38	-	-	-	-	PE7	I/O	FT		TIM1_ETR, USART5_CK_RTS	-	
L7	39	-	-	-	-	PE8	I/O	FT		TIM1_CH1N, USART4_TX	-	
M8	40	-	-	-	-	PE9	I/O	FT		TIM1_CH1, USART4_RX	-	
L8	41	-	-	-	-	PE10	I/O	FT		TIM1_CH2N, USART5_TX	-	
M9	42	-	-	-	-	PE11	I/O	FT		TIM1_CH2, USART5_RX	-	
L9	43	-	-	-	-	PE12	I/O	FT		SPI1_NSS, I2S1_WS, TIM1_CH3N	-	
M10	44	_	-	-	-	PE13	I/O	FT		SPI1_SCK, I2S1_CK, TIM1_CH3	-	

Table 13. STM32F091xB/xC	pin definitions ((continued)



	Pi	n nu	mber	s				-		Pin functions			
UFBGA100	LQFP100	UFBGA64	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions		
M11	45	-	-	-	-	PE14	I/O	FT		SPI1_MISO, I2S1_MCK, TIM1_CH4	-		
M12	46	-	-	-	-	PE15	I/O	FT		SPI1_MOSI, I2S1_SD, TIM1_BKIN	-		
L10	47	G7	29	G3	21	PB10	I/O	FTf		SPI2_SCK, I2S2_CK, I2C2_SCL, USART3_TX, CEC, TSC_SYNC, TIM2_CH3	-		
L11	48	H7	30	H3	22	PB11	I/O	FTf		USART3_RX, TIM2_CH4, EVENTOUT, TSC_G6_IO1, I2C2_SDA	-		
F12	49	D5	31	H2	23	VSS	S	-		Ground			
G12	50	E5	32	H1	24	VDD	S	-		Digital power supply			
L12	51	H8	33	G2	25	PB12	I/O	FT		TIM1_BKIN, TIM15_BKIN, SPI2_NSS, I2S2_WS, USART3_CK, TSC_G6_IO2, EVENTOUT	-		
K12	52	G8	34	F2	26	PB13	I/O	FTf		SPI2_SCK, I2S2_CK, I2C2_SCL, USART3_CTS, TIM1_CH1N, TSC_G6_IO3	-		
К11	53	F8	35	G1	27	PB14	I/O	FTf		SPI2_MISO, I2S2_MCK, I2C2_SDA, USART3_RTS, TIM1_CH2N, TIM15_CH1, TSC_G6_IO4	-		
K10	54	F7	36	F1	28	PB15	I/O	FT		SPI2_MOSI, I2S2_SD, TIM1_CH3N, TIM15_CH1N, TIM15_CH2	WKUP7, RTC_REFIN		
K9	55	-	-	-	-	PD8	I/O	FT		USART3_TX	-		
K8	56	-	-	-	-	PD9	I/O	FT		USART3_RX	-		
J12	57	-	-	-	-	PD10	I/O	FT		USART3_CK	-		
J11	58	-	-	-	-	PD11	I/O	FT		USART3_CTS	-		

Table 13. STM32F091xB/xC pin definitions (continued)



	Pi	n nu	mber	s						Pin functions		
UFBGA100	LQFP100	UFBGA64	LQFP64	WLCSP64	LQFP48/UFQFPN48	Pin name (function upon reset)	Pin type	I/O structure	Notes	Alternate functions	Additional functions	
C5	91	C4	57	C5	41	PB5	I/O	FT		SPI1_MOSI, I2S1_SD, I2C1_SMBA, TIM16_BKIN, TIM3_CH2, USART5_CK_RTS	WKUP6	
В5	92	D3	58	A5	42	PB6	I/O	FTf		I2C1_SCL, USART1_TX, TIM16_CH1N, TSC_G5_I03	-	
B4	93	C3	59	B5	43	PB7	I/O	FTf		I2C1_SDA, USART1_RX, USART4_CTS, TIM17_CH1N, TSC_G5_IO4	-	
A4	94	B4	60	C6	44	PF11-BOOT0	I/O	FT		-	Boot memory selection	
A3	95	В3	61	A6	45	PB8	I/O	FTf		I2C1_SCL, CEC, TIM16_CH1, TSC_SYNC, CAN_RX	-	
В3	96	A3	62	B6	46	PB9	I/O	FTf		SPI2_NSS, I2S2_WS, I2C1_SDA, IR_OUT, TIM17_CH1, EVENTOUT, CAN_TX	-	
C3	97	-	-	-	-	PE0	I/O	FT		EVENTOUT, TIM16_CH1	-	
A2	98	-	-	-	-	PE1	I/O	FT		EVENTOUT, TIM17_CH1	-	
D3	99	D4	63	A7	47	VSS	S	-		Ground		
C4	100	E4	64	A8	48	VDD	S	-		Digital power supply		

PC13, PC14 and PC15 are supplied through the power switch. Since the switch only sinks a limited amount of current (3 mA), the use of GPIOs PC13 to PC15 in output mode is limited: - The speed should not exceed 2 MHz with a maximum load of 30 pF. - These GPIOs must not be used as current sources (e.g. to drive an LED). 1.


2. After the first RTC domain power-up, PC13, PC14 and PC15 operate as GPIOs. Their function then depends on the content of the RTC registers which are not reset by the system reset. For details on how to manage these GPIOs, refer to the RTC domain and RTC register descriptions in the reference manual.

3. PC6, PC7, PC8, PC9, PA8, PA9, PA10, PA11, PA12, PA13, PF6, PA14, PA15, PC10, PC11, PC12, PD0, PD1 and PD2 I/Os are supplied by VDDIO2

After reset, these pins are configured as SWDIO and SWCLK alternate functions, and the internal pull-up on the SWDIO pin and the internal pull-down on the SWCLK pin are activated. 4.



6.1.6 Power supply scheme



Caution: Each power supply pair (V_{DD}/V_{SS}, V_{DDA}/V_{SSA} etc.) must be decoupled with filtering ceramic capacitors as shown above. These capacitors must be placed as close as possible to, or below, the appropriate pins on the underside of the PCB to ensure the good functionality of the device.



6.2 Absolute maximum ratings

Stresses above the absolute maximum ratings listed in *Table 21: Voltage characteristics*, *Table 22: Current characteristics* and *Table 23: Thermal characteristics* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Min	Мах	Unit
V _{DD} -V _{SS}	External main supply voltage	- 0.3	4.0	V
V _{DDIO2} -V _{SS}	External I/O supply voltage	- 0.3	4.0	V
V _{DDA} -V _{SS}	External analog supply voltage	- 0.3	4.0	V
V _{DD} -V _{DDA}	Allowed voltage difference for $V_{DD} > V_{DDA}$	-	0.4	V
V _{BAT} –V _{SS}	External backup supply voltage	- 0.3	4.0	V
	Input voltage on FT and FTf pins	V _{SS} - 0.3	V _{DDIOx} + 4.0 ⁽³⁾	V
V _{IN} ⁽²⁾	Input voltage on TTa pins	V _{SS} - 0.3	4.0	V
	Input voltage on any other pin		4.0	V
ΔV _{DDx}	Variations between different V_{DD} power pins	-	50	mV
V _{SSx} - V _{SS}	Variations between all the different ground pins	-	50	mV
V _{ESD(HBM)}	HBM)Electrostatic discharge voltage (human body model)see Section 6.3.12: Electri sensitivity characteristics			-

Table 21.	Voltage	characteristics ⁽¹⁾
-----------	---------	--------------------------------

1. All main power (V_{DD} , V_{DDA}) and ground (V_{SS} , V_{SSA}) pins must always be connected to the external power supply, in the permitted range.

2. V_{IN} maximum must always be respected. Refer to for the maximum allowed injected current values.

3. Valid only if the internal pull-up/pull-down resistors are disabled. If internal pull-up or pull-down resistor is enabled, the maximum limit is 4 V.



Symbol Parameter		6	Typical con Run i	sumption in node		sumption in mode	Unit
• • • • • •	Falameter	f _{HCLK}	Peripherals enabled	Peripherals disabled	Peripherals enabled	Peripherals disabled	Unit
		48 MHz	26.7	15.1	16.4	3.8	
		36 MHz	20.4	11.8	12.7	3.3	
		32 MHz	18.5	11.0	11.4	3.0	
	Current	24 MHz	14.6	8.7	9.0	2.3	
1	consumption	16 MHz	10.2	6.1	6.4	1.8	mA
I _{DD}	from V _{DD} supply	8 MHz	5.1	3.3	3.2	1.2	mA
	Suppry	4 MHz	3.3	2.2	2.3	1.1	
		2 MHz	2.2	1.7	1.7	1.1	
		1 MHz	1.6	1.4	1.4	1.1	
		500 kHz	1.4	1.2	1.2	1.0	
		48 MHz		17	72		
		36 MHz		1:	31		
		32 MHz	119				
	Current	24 MHz	93				
I _{DDA}	consumption	16 MHz		6	7		μA
'DDA	from V _{DDA} supply	8 MHz		2	.7		- μΑ
	ouppiy	4 MHz		2	.7		
		2 MHz		2	.7		
		1 MHz		2	.7		
		500 kHz		2	.7		

Table 33. Typical current consumption, code executing from Flash memory, running from HSE 8 MHz crystal

I/O system current consumption

The current consumption of the I/O system has two components: static and dynamic.

I/O static current consumption

All the I/Os used as inputs with pull-up generate current consumption when the pin is externally held low. The value of this current consumption can be simply computed by using the pull-up/pull-down resistors values given in *Table 53: I/O static characteristics*.

For the output pins, any external pull-down or external load must also be considered to estimate the current consumption.

Additional I/O current consumption is due to I/Os configured as inputs if an intermediate voltage level is externally applied. This current consumption is caused by the input Schmitt



Software recommendations

The software flowchart must include the management of runaway conditions such as:

- Corrupted program counter
- Unexpected reset
- Critical Data corruption (for example control registers)

Prequalification trials

Most of the common failures (unexpected reset and program counter corruption) can be reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1 second.

To complete these trials, ESD stress can be applied directly on the device, over the range of specification values. When unexpected behavior is detected, the software can be hardened to prevent unrecoverable errors occurring (see application note AN1015).

Electromagnetic Interference (EMI)

The electromagnetic field emitted by the device are monitored while a simple application is executed (toggling 2 LEDs through the I/O ports). This emission test is compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Symbol	Parameter	Conditions	Monitored	Max vs. [f _{HSE} /f _{HCLK}]	Unit
		Conditions	frequency band	8/48 MHz	onit
	S _{EMI} Peak level		0.1 to 30 MHz	3	
6		V_{DD} = 3.6 V, T_A = 25 °C, LQFP100 package	30 to 130 MHz	23	dBµV
S _{EMI} Peak level	IEC 61967-2	130 MHz to 1 GHz	15		
		EMI Level	4	-	

Table 49. EMI characteristics

6.3.12 Electrical sensitivity characteristics

Based on three different tests (ESD, LU) using specific measurement methods, the device is stressed in order to determine its performance in terms of electrical sensitivity.

Electrostatic discharge (ESD)

Electrostatic discharges (a positive then a negative pulse separated by 1 second) are applied to the pins of each sample according to each pin combination. The sample size depends on the number of supply pins in the device (3 parts \times (n+1) supply pins). This test conforms to the JESD22-A114/C101 standard.



Symbol	Description	Func suscer	Unit	
	Description	Negative injection	Positive injection	Unit
	Injected current on BOOT0	-0	NA	
I _{INJ}	Injected current on PF1 pin (FTf pin)	-0	NA	
	Injected current on PC0 pin (TTA pin)	-0	+5	
	Injected current on PA4, PA5 pins with induced leakage current on adjacent pins less than -20 μA	-5	NA	mA
	Injected current on other FT and FTf pins	-5	NA	
	Injected current on all other TC, TTa and RST pins	-5	+5	

Table 52. I	I/O current	injection	susceptibility
-------------	-------------	-----------	----------------

6.3.14 I/O port characteristics

General input/output characteristics

Unless otherwise specified, the parameters given in *Table 53* are derived from tests performed under the conditions summarized in *Table 24: General operating conditions*. All I/Os are designed as CMOS- and TTL-compliant.

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
		TC and TTa I/O	-	-	0.3 V _{DDIOx} +0.07 ⁽¹⁾	
V _{IL}	Low level input voltage	FT and FTf I/O	-	-	0.475 V _{DDIOx} -0.2 ⁽¹⁾	V
		All I/Os	-	-	0.3 V _{DDIOx}	
		TC and TTa I/O	0.445 V _{DDIOx} +0.398 ⁽¹⁾	-	-	
V _{IH}	High level input voltage	FT and FTf I/O	0.5 V _{DDIOx} +0.2 ⁽¹⁾	-	-	V
		All I/Os	0.7 V _{DDIOx}	-	-	
V.	Schmitt trigger	TC and TTa I/O	-	200 ⁽¹⁾	-	mV
♥ hys	V _{hys} hysteresis	FT and FTf I/O	-	100 ⁽¹⁾	-	mv
		TC, FT and FTf I/O TTa in digital mode V _{SS} ≤ V _{IN} ≤ V _{DDIOx}	-	-	± 0.1	
Input leakage current ⁽²⁾	TTa in digital mode V _{DDIOx} ≤ V _{IN} ≤ V _{DDA}	-	-	1	μA	
		TTa in analog mode V _{SS} ≤ V _{IN} ≤ V _{DDA}	-	-	± 0.2	
		FT and FTf I/O $V_{DDIOx} \le V_{IN} \le 5 V$	-	-	10	

Table 53. I/O static characteristics



Prescaler divider	PR[2:0] bits	Min timeout RL[11:0]= 0x000	Max timeout RL[11:0]= 0xFFF	Unit			
/4	0	0.1	409.6				
/8	1	0.2	819.2				
/16	2	0.4	1638.4				
/32	3	0.8	3276.8	ms			
/64	4	1.6	6553.6				
/128	5	3.2	13107.2				
/256	6 or 7	6.4	26214.4				

Table 65. IWDG min/max timeout period at 40 kHz (LSI)⁽¹⁾

1. These timings are given for a 40 kHz clock but the microcontroller internal RC frequency can vary from 30 to 60 kHz. Moreover, given an exact RC oscillator frequency, the exact timings still depend on the phasing of the APB interface clock versus the LSI clock so that there is always a full RC period of uncertainty.

Prescaler	WDGTB	GTB Min timeout value Max timeout value		Unit
1	0	0.0853	5.4613	
2	1	0.1706	10.9226	ms
4	2	0.3413	21.8453	ms
8	3	0.6826	43.6906	

Table 66. WWDG min/max timeout value at 48 MHz (PCLK)

6.3.22 Communication interfaces

I²C interface characteristics

The I^2C interface meets the timings requirements of the I^2C -bus specification and user manual rev. 03 for:

- Standard-mode (Sm): with a bit rate up to 100 kbit/s
- Fast-mode (Fm): with a bit rate up to 400 kbit/s
- Fast-mode Plus (Fm+): with a bit rate up to 1 Mbit/s.

The I²C timings requirements are guaranteed by design when the I2Cx peripheral is properly configured (refer to Reference manual).

The SDA and SCL I/O requirements are met with the following restrictions: the SDA and SCL I/O pins are not "true" open-drain. When configured as open-drain, the PMOS connected between the I/O pin and V_{DDIOx} is disabled, but is still present. Only FTf I/O pins support Fm+ low level output current maximum requirement. Refer to Section 6.3.14: I/O port characteristics for the I²C I/Os characteristics.

All I²C SDA and SCL I/Os embed an analog filter. Refer to the table below for the analog filter characteristics:



7 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK[®] packages, depending on their level of environmental compliance. ECOPACK[®] specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK[®] is an ST trademark.

7.1 UFBGA100 package information

UFBGA100 is a 100-ball, 7 x 7 mm, 0.50 mm pitch, ultra-fine-profile ball grid array package.




Figure 33. UFBGA100 package outline

1. Drawing is not to scale.

Symbol	millimeters				inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.	
A	-	-	0.600	-	-	0.0236	
A1	-	-	0.110	-	-	0.0043	
A2	-	0.450	-	-	0.0177	-	
A3	-	0.130	-	-	0.0051	0.0094	
A4	-	0.320	-	-	0.0126	-	



Table 70. Of BOATOO package meenamear data (continued)						
Symbol	millimeters			inches ⁽¹⁾		
Symbol	Min.	Тур.	Max.	Min.	Тур.	Max.
b	0.240	0.290	0.340	0.0094	0.0114	0.0134
D	6.850	7.000	7.150	0.2697	0.2756	0.2815
D1	-	5.500	-	-	0.2165	-
E	6.850	7.000	7.150	0.2697	0.2756	0.2815
E1	-	5.500	-	-	0.2165	-
е	-	0.500	-	-	0.0197	-
Z	-	0.750	-	-	0.0295	-
ddd	-	-	0.080	-	-	0.0031
eee	-	-	0.150	-	-	0.0059
fff	-	-	0.050	-	-	0.0020

Table 70. UFBGA100	package mechanical dat	a (continued)

1. Values in inches are converted from mm and rounded to 4 decimal digits.






Table 71. UFBGA100 recommended PCB design rules

Dimension	Recommended values
Pitch	0.5
Dpad	0.280 mm
Dsm	0.370 mm typ. (depends on the solder mask registration tolerance)
Stencil opening	0.280 mm
Stencil thickness	Between 0.100 mm and 0.125 mm



17-Dec-2015 3 17-Dec-2015 3 (continued) - (continued) - (continued) - (continued) - (continued) - (continued) - <td< th=""></td<>
value added for t _{v(SD_ST)} - <i>Figure 32: I²S master timing diagram (Philips protocol)</i> added definition of edge level references Section 7: Package information: - <i>Figure 33: UFBGA100 package outline</i> and associated <i>Table 70</i> updated - <i>Figure 34</i> and associated <i>Table 71</i> updated - <i>Figure 35: UFBGA100 package marking example</i> and associated text updated - <i>Figure 38: LQFP100 package marking example</i> and associated text updated - <i>Table 74: UFBGA64 recommended PCB design rules</i> added

Table 82. Docume	nt revision	history (continued)
------------------	-------------	-----------	------------



Date	Revision	Changes
		Section 6: Electrical characteristics:
		 Table 40: LSE oscillator characteristics (f_{LSE} = 32.768 kHz) - information on configuring different drive capabilities removed. See the corresponding reference manual.
		 Table 28: Embedded internal reference voltage - V_{REFINT} values
10-Jan-2017	4	 Table 60: DAC characteristics - min. R_{LOAD} to V_{DDA} defined
		 Figure 28: SPI timing diagram - slave mode and CPHA = 0 and Figure 29: SPI timing diagram - slave mode and CPHA = 1 enhanced and corrected
		Section 8: Ordering information:
		 The name of the section changed from the previous "Part numbering"

