



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I <sup>2</sup> C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	4KB (4K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	512 x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21321cdsp-u0

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.1.2 Specifications

Tables 1.1 and 1.2 outline the Specifications for R8C/32C Group.

Table 1.1 Specifications for R8C/32C Group (1)

Item	Function	Specification
CPU	Central processing	R8C CPU core
	unit	Number of fundamental instructions: 89
		Minimum instruction execution time:
		50 ns (f(XIN) = 20 MHz, VCC = 2.7 to 5.5 V)
		200 ns (f(XIN) = 5 MHz, VCC = 1.8 to 5.5 V)
		Multiplier: 16 bits × 16 bits → 32 bits
		• Multiply-accumulate instruction: 16 bits × 16 bits + 32 bits → 32 bits
		Operation mode: Single-chip mode (address space: 1 Mbyte)
Memory	ROM, RAM, Data	Refer to Table 1.3 Product List for R8C/32C Group.
,	flash	· ·
Power Supply	Voltage detection	Power-on reset
Voltage	circuit	Voltage detection 3 (detection level of voltage detection 0 and voltage
Detection		detection 1 selectable)
I/O Ports	Programmable I/O	• Input-only: 1 pin
	ports	CMOS I/O ports: 15, selectable pull-up resistor
		High current drive ports: 15
Clock	Clock generation	4 circuits: XIN clock oscillation circuit,
	circuits	XCIN clock oscillation circuit (32 kHz)
		High-speed on-chip oscillator (with frequency adjustment function),
		Low-speed on-chip oscillator,
		Oscillation stop detection: XIN clock oscillation stop detection function
		• Frequency divider circuit: Dividing selectable 1, 2, 4, 8, and 16
		Low power consumption modes:
		Standard operating mode (high-speed clock, low-speed clock, high-speed
		on-chip oscillator, low-speed on-chip oscillator), wait mode, stop mode
		Real-time clock (timer RE)
Interrupts		Number of interrupt vectors: 69
		• External Interrupt: 7 (INT × 3, Key input × 4)
		Priority levels: 7 levels
Watchdog Tim	er	14 bits x 1 (with prescaler)
		Reset start selectable
		Low-speed on-chip oscillator for watchdog timer selectable
DTC (Data Tra	insfer Controller)	• 1 channel
Dio (Bata iia		Activation sources: 21
		Transfer modes: 2 (normal mode, repeat mode)
Timer	Timer RA	8 bits × 1 (with 8-bit prescaler)
1111101	Timorrox	Timer mode (period timer), pulse output mode (output level inverted every
		period), event counter mode, pulse width measurement mode, pulse period
		measurement mode
	Timer RB	8 bits x 1 (with 8-bit prescaler)
		Timer mode (period timer), programmable waveform generation mode (PWM
		output), programmable one-shot generation mode, programmable wait one-
		shot generation mode
	Timer RC	16 bits x 1 (with 4 capture/compare registers)
		Timer mode (input capture function, output compare function), PWM mode
		(output 3 pins), PWM2 mode (PWM output pin)
	Timer RE	8 bits × 1
		Real-time clock mode (count seconds, minutes, hours, days of week), output
		compare mode

## 1.2 Product List

Table 1.3 lists Product List for R8C/32C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/32C Group.

Table 1.3 Product List for R8C/32C Group

## **Current of Aug 2010**

Part No.	ROM Capacity		RAM	Package Type	Remarks	
Fait No.	Program ROM	Data flash	Capacity	rackage Type	Remarks	
R5F21321CNSP	4 Kbytes	1 Kbyte × 4	512 bytes	PLSP0020JB-A	N version	
R5F21322CNSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0020JB-A		
R5F21324CNSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A		
R5F21321CDSP	4 Kbytes	1 Kbyte × 4	512 bytes	PLSP0020JB-A	D version	
R5F21322CDSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0020JB-A		
R5F21324CDSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A		




Figure 1.1 Part Number, Memory Size, and Package of R8C/32C Group

# 1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5 Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	_	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins (1). To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	I	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins <sup>(1)</sup> . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I <sup>2</sup> C mode clock I/O pin
	SDA2	I/O	I <sup>2</sup> C mode data I/O pin
I <sup>2</sup> C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input

O: Output

I/O: Input and output

Note:

1. Refer to the oscillator manufacturer for oscillation characteristics.

Table 1.6 Pin Functions (2)

Item	Pin Name	I/O Type	Description
Reference voltage input	VREF	I	Reference voltage input pin to A/D converter
A/D converter	AN8 to AN11	I	Analog input pins to A/D converter
	ADTRG	I	A/D external trigger input pin
Comparator B	IVCMP1, IVCMP3	I	Comparator B analog voltage input pins
	IVREF1, IVREF3	I	Comparator B reference voltage input pins
I/O port	P1_0 to P1_7, P3_3 to P3_5, P3_7, P4_5 to P4_7	I/O	CMOS I/O ports. Each port has an I/O select direction register, allowing each pin in the port to be directed for input or output individually.  Any port set to input can be set to use a pull-up resistor or not by a program.  All ports can be used as LED drive ports.
Input port	P4_2	I	Input-only port

I: Input

O: Output

I/O: Input and output

# 2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

## 2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1.

The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

## 2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

## 2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



SFR Information (6) (1) Table 4.6

Address	Register	Symbol	After Reset
0140h	rogiotor	буньог	7 ittol 1 tooot
0141h			
0142h			
0143h			
0144h			
0145h			
0145h			
0146H			
014711			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015En			
0160h			
0161h			
0162h			
0163h			
0164h			
0165h			
0166h			
0167h			
0168h			
0169h			
016Ah			
016Bh			
016Ch			
016Dh			
016Eh			
016Fh			
0170h			
0171h			
0172h			
0172h			
0174h			
0174II			
0176h			
0176H			
0178h			
0179h			
017Ah			
017Bh			
017Ch			
017Dh			
017Eh			
017Fh			
X: Undefined			

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

SFR Information (8) (1) Table 4.8

Address	Register	Symbol	After Reset
01C0h	Address Match Interrupt Register 0	RMAD0	XXh
01C1h			XXh
01C2h			0000XXXXb
01C3h	Address Match Interrupt Enable Register 0	AIER0	00h
01C4h	Address Match Interrupt Register 1	RMAD1	XXh
01C5h	]		XXh
01C6h	1		0000XXXXb
01C7h	Address Match Interrupt Enable Register 1	AIER1	00h
01C8h			
01C9h			
01CAh			
01CBh			
01CCh			
01CDh			
01CEh			
01CFh			
01D0h			
01D1h			
01D2h			İ
01D3h			
01D4h	1		
01D5h			
01D6h	1		
01D7h			
01D8h	1		
01D9h			
01DAh			
01DBh			
01DCh			
01DDh			
01DEh			
01DFh			
01E0h	Pull-Up Control Register 0	PUR0	00h
01E1h	Pull-Up Control Register 1	PUR1	00h
01E2h			
01E3h			
01E4h			
01E5h			
01E6h			
01E7h			
01E8h			
01E9h			
01EAh			
01EBh			
01ECh	<u> </u>	+	
01EDh			
ULEDII		l l	
01EEh			
01EEh 01EFh	Port P1 Drive Capacity Control Register	P1DRR	00h
01EEh 01EFh 01F0h	Port P1 Drive Capacity Control Register	P1DRR	00h
01EEh 01EFh 01F0h 01F1h			
01EEh 01EFh 01F0h 01F1h 01F2h	Drive Capacity Control Register 0	DRR0	00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h			
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h	Drive Capacity Control Register 0 Drive Capacity Control Register 1	DRR0 DRR1	00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0	DRR0 DRR1 VLT0	00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h	Drive Capacity Control Register 0 Drive Capacity Control Register 1	DRR0 DRR1	00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1	DRR0 DRR1  VLT0 VLT1	00h 00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0	DRR0 DRR1 VLT0	00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0	DRR0 DRR1  VLT0 VLT1  INTCMP	00h 00h 00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1	DRR0 DRR1  VLT0 VLT1	00h 00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F3h 01F5h 01F6h 01F7h 01F8h 01F9h 01F8h 01F9h	Drive Capacity Control Register 0 Drive Capacity Control Register 1  Input Threshold Control Register 0 Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0	DRR0 DRR1  VLT0 VLT1  INTCMP	00h 00h 00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F3h 01F5h 01F6h 01F7h 01F8h 01F9h 01F9h 01FAh 01FBh 01FBh	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0	DRR0 DRR1  VLT0 VLT1  INTCMP	00h 00h 00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01FAh 01FBh 01FBh 01FDh	Drive Capacity Control Register 0 Drive Capacity Control Register 1 Input Threshold Control Register 0 Input Threshold Control Register 1 Comparator B Control Register 0 External Input Enable Register 0 INT Input Filter Select Register 0	DRR0 DRR1  VLT0 VLT1  INTCMP  INTEN  INTF	00h 00h 00h 00h 00h
01EEh 01EFh 01F0h 01F1h 01F2h 01F3h 01F3h 01F4h 01F5h 01F6h 01F7h 01F8h 01F9h 01F9h 01FAh 01FBh 01FBh	Drive Capacity Control Register 0 Drive Capacity Control Register 1  Input Threshold Control Register 0 Input Threshold Control Register 1  Comparator B Control Register 0  External Input Enable Register 0	DRR0 DRR1  VLT0 VLT1  INTCMP	00h 00h 00h 00h 00h

X: Undefined
Note:
1. The blank areas are reserved and cannot be accessed by users.

SFR Information (10) <sup>(1)</sup> **Table 4.10** 

Address	Register	Symbol	After Reset
	Control Data 6	DTCD6	XXh
2C71h			XXh
2C72h			XXh
2C73h			XXh
2C74h			XXh
2C75h			XXh
2C76h			XXh
2C77h	0	DTOD7	XXh
	Control Data 7	DTCD7	XXh
2C79h			XXh
2C7Ah			XXh
2C7Bh			XXh
2C7Ch			XXh
2C7Dh			XXh
2C7Eh			XXh
2C7Fh			XXh
	Control Data 8	DTCD8	XXh
2C81h	Control Data 6	DICDO	AAII
			XXh
2C82h			XXh
2C83h			XXh
2C84h			XXh
2C85h			XXh
2C86h			XXh
2C87h			XXh
	Control Data 9	DTCD9	XXh
2C89h			XXh
2C8Ah			XXh
2C8Bh			XXh
20001			
2C8Ch			XXh
2C8Dh			XXh
2C8Eh			XXh
2C8Fh			XXh
2C90h DTC	Control Data 10	DTCD10	XXh
2C91h			XXh
2C92h			XXh
2C93h			XXh
2C94h			XXh
2C95h			XXh
			AAII
2C96h			XXh
2C97h			XXh
	Control Data 11	DTCD11	XXh
2C99h			XXh
2C9Ah			XXh
2C9Bh			XXh
2C9Ch			XXh
2C9Dh			XXh
2C9Eh			XXh
			VVh
2C9Fh	Control Data 42	DTOD40	XXh
	Control Data 12	DTCD12	XXh
2CA1h			XXh
2CA2h			XXh
2CA3h			XXh
2CA4h			XXh
2CA5h			XXh
2CA6h			XXh
2CA7h			XXh
	Control Data 12	DTCD42	
	Control Data 13	DTCD13	XXh
2CA9h			XXh
2CAAh			XXh
2CABh			XXh
2CACh			XXh
2CADh			XXh
2CAEh			XXh
2CAFh			XXh
			737311

X: Undefined
Note:

1. The blank areas are reserved and cannot be accessed by users.

**Table 5.2** Recommended Operating Conditions

Cymhal		Dor	omotor		Conditions		Standard		Unit
Symbol		Pal	ameter		Conditions	Min.	Тур.	Max.	Unit
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					_	0	-	V
VIH	Input "H" voltage	Other than	n CMOS inp	ut		0.8 Vcc	-	Vcc	V
		CMOS	Inputlevel	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.5 Vcc	_	Vcc	V
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0.55 Vcc	_	Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0.65 Vcc	-	Vcc	V
			(I/O port)	Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	2.7 V ≤ Vcc < 4.0 V	0.7 Vcc	-	Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0.8 Vcc	_	Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0.85 Vcc	_	Vcc	V
				: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0.85 Vcc	-	Vcc	V
			1.8 V ≤ Vcc < 2.7 V	0.85 Vcc	-	Vcc	V		
		External c	lock input (>	(OUT)		1.2	-	Vcc	V
VIL	Input "L" voltage	Other than	n CMOS inp	ut		0	_	0.2 Vcc	V
		Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.2 Vcc	V		
		input	switching	: 0.35 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.2 Vcc	V
			function		1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V
			(I/O port)	Input level selection : 0.5 Vcc	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.4 Vcc	V
					2.7 V ≤ Vcc < 4.0 V	0	-	0.3 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	-	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	-	0.55 Vcc	V
	: C	: 0.7 Vcc	2.7 V ≤ Vcc < 4.0 V	0	-	0.45 Vcc	V		
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		External c	lock input (>	OUT)		0	-	0.4	V
IOH(sum)	Peak sum output '	'H" current	Sum of all	pins IOH(peak)		-	-	-160	mA
IOH(sum)	Average sum output	t "H" current	Sum of all	pins IOH(avg)		-	_	-80	mA
IOH(peak)	Peak output "H" c	urrent	Drive capa	city Low		-	-	-10	mA
			Drive capa	city High		-	-	-40	mA
IOH(avg)	Average output "F	l" current	Drive capa	city Low		-	1	-5	mA
			Drive capa	city High		_	-	-20	mΑ
IOL(sum)	Peak sum output '	"L" current	Sum of all	pins IOL(peak)		_	_	160	mΑ
IOL(sum)	Average sum output	t "L" current	Sum of all	pins IOL(avg)		_	-	80	mΑ
IOL(peak)	Peak output "L" cu	ırrent	Drive capa	city Low		-	-	10	mΑ
			Drive capa	city High		-	-	40	mΑ
IOL(avg)	Average output "L	" current	Drive capa	city Low		-	-	5	mΑ
			Drive capa	city High		-	-	20	mA
f(XIN)	XIN clock input os	cillation free	quency		2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
					1.8 V ≤ Vcc < 2.7 V	-	-	5	MHz
f(XCIN)	XCIN clock input of	oscillation fr	equency		1.8 V ≤ Vcc ≤ 5.5 V	-	32.768	50	kHz
fOCO40M	When used as the	count source	for timer RC	(3)	2.7 V ≤ Vcc ≤ 5.5 V	32	=	40	MHz
fOCO-F	fOCO-F frequency	/			2.7 V ≤ Vcc ≤ 5.5 V	-	-	20	MHz
					1.8 V ≤ Vcc < 2.7 V	-	-	5	MHz
_	System clock freq	uency			2.7 V ≤ Vcc ≤ 5.5 V	_	=	20	MHz
	]				1.8 V ≤ Vcc < 2.7 V	_	=	5	MHz
f(BCLK)	CPU clock freque	ncy			2.7 V ≤ Vcc ≤ 5.5 V	_	_	20	MHz
					1.8 V ≤ Vcc < 2.7 V	_	-	5	MHz

- 1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The average output current indicates the average value of current measured during 100 ms.
- 3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5V.

R8C/32C Group 5. Electrical Characteristics




Figure 5.1 Ports P1, P3, P4 Timing Measurement Circuit

Table 5.3 A/D Converter Characteristics

Symbol	Parameter		Cond	Conditions		Standard		Unit
Symbol	Farameter		Cond	Min.	Min. Typ. Max.		Offic	
=	Resolution		Vref = AVCC		-	-	10	Bit
_	Absolute accuracy	Absolute accuracy 10-bit mode		AN8 to AN11 input	_	-	±3	LSB
			Vref = AVCC = 3.3 V	AN8 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	-	-	±5	LSB
			Vref = AVCC = 2.2 V	AN8 to AN11 input	-	-	±5	LSB
		8-bit mode	Vref = AVCC = 5.0 V	AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 3.3 V	AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 3.0 V	AN8 to AN11 input	-	-	±2	LSB
			Vref = AVCC = 2.2 V	AN8 to AN11 input	-	-	±2	LSB
φAD	A/D conversion clock		$4.0 \text{ V} \leq \text{Vref} = \text{AVCC} \leq 5.5 \text{ V}^{(2)}$		2	=	20	MHz
			3.2 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	-	16	MHz
			2.7 V ≤ Vref = AVCC ≤ 5.5 V (2)		2	_	10	MHz
			2.2 V ≤ Vref = AVCC ≤	5.5 V <sup>(2)</sup>	2	-	5	MHz
_	Tolerance level impedance				-	3	_	kΩ
tconv	Conversion time	10-bit mode	Vref = AVCC = $5.0 \text{ V}$ , $\phi$	AD = 20 MHz	2.2	_	_	μS
		8-bit mode	Vref = AVCC = $5.0 \text{ V}$ , $\phi$	AD = 20 MHz	2.2	_	_	μS
tsamp	Sampling time		φAD = 20 MHz		0.8	_	_	μS
IVref	Vref current		Vcc = 5 V, XIN = f1 =	φAD = 20 MHz	_	45	_	μΑ
Vref	Reference voltage				2.2	-	AVcc	V
VIA	Analog input voltage (3)				0	-	Vref	V
OCVREF	On-chip reference voltage		2 MHz ≤ φAD ≤ 4 MH	Z	1.19	1.34	1.49	V

- 1. Vcc/AVcc = Vref = 2.2 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. The A/D conversion result will be undefined in wait mode, stop mode, when the flash memory stops, and in low-current-consumption mode. Do not perform A/D conversion in these states or transition to these states during A/D conversion.
- 3. When the analog input voltage is over the reference voltage, the A/D conversion result will be 3FFh in 10-bit mode and FFh in 8-bit mode.

Table 5.4 Comparator B Electrical Characteristics

Symbol	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vref	IVREF1, IVREF3 input reference voltage		0	-	Vcc - 1.4	V
Vı	IVCMP1, IVCMP3 input voltage		-0.3	=	Vcc + 0.3	V
_	Offset		-	5	100	mV
td	Comparator output delay time (2)	Vı = Vref ± 100 mV	_	0.1	_	μS
Ісмр	Comparator operating current	Vcc = 5.0 V	-	17.5	=	μΑ

- 1. Vcc = 2.7 to 5.5 V,  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. When the digital filter is disabled.

5. Electrical Characteristics R8C/32C Group

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Cumbal	Parameter	Conditions		Lloit		
Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
_	Program/erase endurance (2)		1,000 (3)	-	_	times
_	Byte program time		-	80	500	μS
_	Block erase time		-	0.3	-	S
td(SR-SUS)	Time delay from suspend request until suspend		-	_	5 + CPU clock × 3 cycles	ms
_	Interval from erase start/restart until following suspend request		0	_	_	μS
_	Time from suspend until erase restart		=	=	30+CPU clock × 1 cycle	μS
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		=	=	30+CPU clock × 1 cycle	μS
_	Program, erase voltage		2.7	_	5.5	V
_	Read voltage		1.8	_	5.5	V
=	Program, erase temperature		0	-	60	°C
_	Data hold time (7)	Ambient temperature = 55°C	20	-	-	year

- Notes:
  1. Vcc = 2.7 to 5.5 V and Topr = 0 to 60°C, unless otherwise specified.
  - 2. Definition of programming/erasure endurance
    - The programming and erasure endurance is defined on a per-block basis.
    - If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
    - However, the same address must not be programmed more than once per erase operation (overwriting prohibited).
  - 3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).
  - 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.
  - 5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.
  - 6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.
  - 7. The data hold time includes time that the power supply is off or the clock is not supplied.

Table 5.9 Voltage Detection 2 Circuit Electrical Characteristic
---

Cumbal	Parameter	Condition		Unit		
Symbol	Farameter	Condition	Min.	Тур.	Max.	Offic
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
_	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
_	Voltage detection 2 circuit response time (2)	At the falling of Vcc from 5 V to (Vdet2_0 - 0.1) V	-	20	150	μS
_	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μА
td(E-A)	Waiting time until voltage detection circuit operation starts (3)		-	_	100	μS


- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.10 Power-on Reset Circuit (2)

Symbol	Parameter	Condition		Standard			
Symbol	Farameter	Condition	Min.	Тур.	Max.	Unit	
trth	External power Vcc rise gradient	(1)	0	_	50,000	mV/msec	

### Notes:

- 1. The measurement condition is Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



- Vdeto indicates the voltage detection level of the voltage detection 0 circuit. Refer to 6. Voltage Detection Circuit of User's Manual: Hardware (REJ09B0573) for details.
- 2. tw(por) indicates the duration the external power Vcc must be held below the valid voltage (0.5 V) to enable a power-on reset. When turning on the power after it falls with voltage monitor 0 reset disabled, maintain tw(por) for 1 ms or more.

Figure 5.3 Power-on Reset Circuit Electrical Characteristics

R8C/32C Group 5. Electrical Characteristics




Figure 5.5 I/O Timing of Synchronous Serial Communication Unit (SSU) (Slave)

Table 5.15 Timing Requirements of I<sup>2</sup>C bus Interface (1)

Sumbol	Parameter	Condition	St	Unit		
Symbol	Parameter	Condition	Min.	Тур.	Max.	Onit
tscl	SCL input cycle time		12tcyc + 600 (2)	=	-	ns
tsclh	SCL input "H" width		3tcyc + 300 (2)	=	-	ns
tscll	SCL input "L" width		5tcyc + 500 (2)	=	=	ns
tsf	SCL, SDA input fall time		-	=	300	ns
tsp	SCL, SDA input spike pulse rejection time		-	=	1tcyc (2)	ns
tBUF	SDA input bus-free time		5tcyc (2)	=	=	ns
tstah	Start condition input hold time		3tcyc (2)	=	-	ns
tstas	Retransmit start condition input setup time		3tcyc (2)	=	=	ns
tstop	Stop condition input setup time		3tcyc (2)	=	=	ns
tsdas	Data input setup time		1tcyc + 40 (2)	=	-	ns
tsdah	Data input hold time		10	-	-	ns

- 1. Vcc = 1.8 to 5.5 V, Vss = 0 V and  $T_{opr} = -20$  to  $85^{\circ}C$  (N version) / -40 to  $85^{\circ}C$  (D version), unless otherwise specified.
- 2. 1 tcyc = 1/f1(s)




Figure 5.7 I/O Timing of I<sup>2</sup>C bus Interface

Table 5.16 Electrical Characteristics (1) [4.2 V  $\leq$  Vcc  $\leq$  5.5 V]

Symbol	_	Parameter	Condition	Condition Standard			Unit	
Syllibol		-arameter	Condition			Тур.	Max.	Offic
Vон	Output "H"	Other than XOUT	Drive capacity High Vcc = 5 V	lон = −20 mA	Vcc - 2.0	=	Vcc	V
	voltage		Drive capacity Low Vcc = 5 V	Iон = −5 mA	Vcc - 2.0	=	Vcc	V
		XOUT	Vcc = 5 V	Іон = -200 μА	1.0	-	Vcc	V
Vol	Output "L"	Other than XOUT	Drive capacity High Vcc = 5 V	IoL = 20 mA	=	-	2.0	V
	voltage		Drive capacity Low Vcc = 5 V	IoL = 5 mA	=	-	2.0	V
		XOUT	Vcc = 5 V	IOL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXDO, RXD2, CLKO, CLK2, SSI, SCL, SDA, SSO			0.1	1.2	_	V
Іін	Input "H" cur	1	VI = 5 V, Vcc = 5.0 V		_		5.0	μА
lıL	Input "L" cur		VI = 0 V, Vcc = 5.0 V		-	_	-5.0	μА
RPULLUP	Pull-up resis		VI = 0 V, Vcc = 5.0 V		25	50	100	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	=	ΜΩ
Rfxcin	Feedback resistance	XCIN			-	8	-	ΜΩ
VRAM	RAM hold vo	oltage	During stop mode		1.8	1	_	V

<sup>1.</sup>  $4.2 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 20 MHz, unless otherwise specified.

Table 5.20 Serial Interface	CE	rfa	ntei	H	eria	S	20	5.	ıle	Tak	
-----------------------------	----	-----	------	---	------	---	----	----	-----	-----	--

Symbol	Parameter	Stan	Unit	
	Faranietei	Min.	Max.	Offic
tc(CK)	CLKi input cycle time	200	-	ns
tW(CKH)	CLKi input "H" width	100	-	ns
tW(CKL)	CLKi input "L" width	100	-	ns
td(C-Q)	TXDi output delay time	-	50	ns
th(C-Q)	TXDi hold time	0	-	ns
tsu(D-C)	RXDi input setup time	50	=	ns
th(C-D)	RXDi input hold time	90	-	ns

i = 0, 2




Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21 External Interrupt  $\overline{\text{INTi}}$  (i = 0, 1, 3) Input, Key Input Interrupt  $\overline{\text{Kli}}$  (i = 0 to 3)

Symbol	Parameter	Stan	Unit	
Symbol	Falanielei	Min.	Max.	Offic
tW(INH)	ĪNTi input "H" width, Kli input "H" width	250 (1)	-	ns
tw(INL)	INTi input "L" width, Kli input "L" width	250 <sup>(2)</sup>	ı	ns

- 1. When selecting the digital filter by the  $\overline{\text{INTi}}$  input filter select bit, use an  $\overline{\text{INTi}}$  input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.
- 2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.




Figure 5.11 Input Timing Diagram for External Interrupt INTi and Key Input Interrupt Kli when Vcc = 5 V

Table 5.22 Electrical Characteristics (3) [2.7 V  $\leq$  Vcc < 4.2 V]

Symbol	Dor	ameter	Conditi	on	S	tandard		Unit	
Symbol	Pai	ameter	Condition		Min.	Тур.	Max.	Offic	
Voн	Output "H" voltage	Other than XOUT	Drive capacity High	Drive capacity High IoH = −5 mA		=	Vcc	V	
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	=	Vcc	V	
		XOUT		Ioн = -200 μA	1.0	=	Vcc	V	
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 5 mA	=	-	0.5	V	
			Drive capacity Low	IoL = 1 mA	=	-	0.5	V	
		XOUT		IOL = 200 μA	=	-	0.5	V	
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO	Vcc = 3.0 V		0.1	0.4	=	V	
		RESET	Vcc = 3.0 V		0.1	0.5	-		
Iн	Input "H" current		VI = 3 V, Vcc = 3.0 V		=	_	4.0	μΑ	
lıL	Input "L" current		VI = 0 V, Vcc = 3.0 V		=	-	-4.0	μА	
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 3.0 V	/	42	84	168	kΩ	
RfXIN	Feedback resistance	XIN			-	0.3	_	МΩ	
RfXCIN	Feedback resistance	XCIN			-	8	_	МΩ	
VRAM	RAM hold voltage		During stop mode		1.8	=	_	V	

<sup>1.</sup>  $2.7 \text{ V} \le \text{Vcc} < 4.2 \text{ V}$  and  $\text{Topr} = -20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 10 MHz, unless otherwise specified.

Table 5.28 Electrical Characteristics (5) [1.8 V  $\leq$  Vcc < 2.7 V]

Symbol	Dor	ameter	Conditi	Condition		Standard		
Symbol	Fai	ametei			Min.	Тур.	Max.	Unit
Vон	Output "H" voltage	Other than XOUT	Drive capacity High	Iон = −2 mA	Vcc - 0.5	-	Vcc	V
			Drive capacity Low	Iон = −1 mA	Vcc - 0.5	-	Vcc	V
		XOUT		$IOH = -200 \mu A$	1.0	-	Vcc	V
Vol	Output "L" voltage	Other than XOUT	Drive capacity High	IoL = 2 mA	=	-	0.5	V
			Drive capacity Low	IoL = 1 mA	=	-	0.5	V
		XOUT		IOL = 200 μA	=	-	0.5	V
VT+-VT-	Hysteresis	INTO, INT1, INT3, KIO, KI1, KI2, KI3, TRAIO, TRBO, TRCIOA, TRCIOB, TRCIOC, TRCIOD, TRCTRG, TRCCLK, ADTRG, RXD0, RXD2, CLK0, CLK2, SSI, SCL, SDA, SSO RESET			0.05	0.2	_	V
Іін	Input "H" current		VI = 2.2 V, Vcc = 2.2	2 V	_	-	4.0	μΑ
lı∟	Input "L" current		VI = 0 V, Vcc = 2.2 \	/	-	-	-4.0	μА
RPULLUP	Pull-up resistance		VI = 0 V, Vcc = 2.2 \	/	70	140	300	kΩ
RfXIN	Feedback resistance	XIN			-	0.3	_	МΩ
RfXCIN	Feedback resistance	XCIN			=	8	_	МΩ
VRAM	RAM hold voltage	•	During stop mode		1.8	-	-	V

<sup>1.</sup>  $1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$  at Topr =  $-20 \text{ to } 85^{\circ}\text{C}$  (N version) /  $-40 \text{ to } 85^{\circ}\text{C}$  (D version), f(XIN) = 5 MHz, unless otherwise specified.

### Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- 2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc
  - Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools personal electronic equipment; and industrial robots.
  - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
- "Specific": Aircraft: aerospace equipment: submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries. (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics



### SALES OFFICES

Renesas Electronics Corporation

http://www.renesas.com

Refer to "http://www.renesas.com/" for the latest and detailed information

Renesas Electronics America Inc. 2880 Scott Boulevard Santa Clara, CA 95050-2554, U.S.A. Tel: +1-408-588-6000, Fax: +1-408-588-6130

Renesas Electronics Canada Limited 1101 Nicholson Road, Newmarket, Ontario L3Y 9C3, Canada Tel: +1-905-898-5441, Fax: +1-905-898-3220

Renesas Electronics Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K
Tel: +44-1628-585-100, Fax: +44-1628-585-900

Renesas Electronics Europe GmbH Arcadiastrasse 10, 40472 Düsseldorf, Germany Tel: +49-211-65030, Fax: +49-211-6503-1327

Renesas Electronics (China) Co., Ltd.
7th Floor, Quantum Plaza, No.27 ZhiChunLu Haidian District, Beijing 100083, P.R.China
Tel: +86-10-8235-1155, Fax: +86-10-8235-7679

Renesas Electronics (Shanghai) Co., Ltd.
Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd., Pudong District, Shanghai 200120, China Tel: +86-21-5877-1818, Fax: +86-21-6887-7858 / -7898

Limites State United Programs From Limited Unit 1601-1613, 16/F., Tower 2, Grand Century Place, 193 Prince Edward Road West, Mongkok, Kowloon, Hong Kong Tet: +952-2866-9318, Fax: +852-2866-9022/9044

Renesas Electronics Taiwan Co., Ltd.

7F, No. 363 Fu Shing North Road Taipei, Taiwar Tel: +886-2-8175-9600, Fax: +886 2-8175-9670

Renesas Electronics Singapore Pte. Ltd.

1 harbourFront Avenue, #06-10, keppel Bay Tower, Singapore 098632
Tel: +65-627-80-3000, Fax: +65-6278-8001
Renesas Electronics Malaysia Sdn.Bhd.

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No. 18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: +60-3-7955-9390, Fax: +60-3-7955-9510

Renesas Electronics Korea Co., Ltd. 11F., Samik Lavied' or Bldg., 720-2 Yeoksam-Dong, Kangnam-Ku, Seoul 135-080, Korea Tel: 482-2-588-3737, Fax: 482-2-558-5141

© 2010 Renesas Electronics Corporation. All rights reserved.