



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Not For New Designs
Core Processor	R8C
Core Size	16-Bit
Speed	20MHz
Connectivity	I ² C, LINbus, SIO, SSU, UART/USART
Peripherals	POR, PWM, Voltage Detect, WDT
Number of I/O	15
Program Memory Size	8KB (8K x 8)
Program Memory Type	FLASH
EEPROM Size	4K x 8
RAM Size	1K x 8
Voltage - Supply (Vcc/Vdd)	1.8V ~ 5.5V
Data Converters	A/D 4x10b
Oscillator Type	Internal
Operating Temperature	-20°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	20-LSSOP (0.173", 4.40mm Width)
Supplier Device Package	20-LSSOP
Purchase URL	https://www.e-xfl.com/product-detail/renesas-electronics-america/r5f21322cnsp-w4

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Current of Aug 2010

1.2 Product List

Table 1.3 lists Product List for R8C/32C Group, and Figure 1.1 shows a Part Number, Memory Size, and Package of R8C/32C Group.

Part No	ROM Capacity		RAM	Packago Typo	Pomarka
Fait NO.	Program ROM	Data flash	Capacity	Fackage Type	Remains
R5F21321CNSP	4 Kbytes	1 Kbyte × 4	512 bytes	PLSP0020JB-A	N version
R5F21322CNSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0020JB-A	
R5F21324CNSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A	
R5F21321CDSP	4 Kbytes	1 Kbyte × 4	512 bytes	PLSP0020JB-A	D version
R5F21322CDSP	8 Kbytes	1 Kbyte × 4	1 Kbyte	PLSP0020JB-A	
R5F21324CDSP	16 Kbytes	1 Kbyte × 4	1.5 Kbytes	PLSP0020JB-A	

Table 1.3 Product List for R8C/32C Group





1.3 Block Diagram

Figure 1.2 shows a Block Diagram.







1.4 Pin Assignment

Figure 1.3 shows Pin Assignment (Top View). Table 1.4 outlines the Pin Name Information by Pin Number.





Din			I/O Pin Functions for Peripheral Modules					
Number	mber Control Pin	Port	Interrupt	Timer	Serial	9911	I ² C	A/D Converter,
Turnbor			interrupt		Interface	550	bus	Comparator B
1		P4_2						VREF
2	MODE							
3	RESET							
4	XOUT(/XCOUT)	P4_7						
5	VSS/AVSS							
6	XIN(/XCIN)	P4_6						
7	VCC/AVCC							
8		P3_7		TRAO	(RXD2/SCL2/ TXD2/SDA2)	SSO	SDA	
9		P3_5		(TRCIOD)	(CLK2)	SSCK	SCL	
10		P3_4		(TRCIOC)	(RXD2/SCL2/ TXD2/SDA2)	SSI		IVREF3
11		P3_3	INT3	(TRCCLK)	(CTS2/RTS2)	SCS		IVCMP3
12		P4_5	INTO		(RXD2/SCL2)			ADTRG
13		P1_7	INT1	(TRAIO)				IVCMP1
14		P1_6			(CLK0)			IVREF1
15		P1_5	(INT1)	(TRAIO)	(RXD0)			
16		P1_4		(TRCCLK)	(TXD0)			
17		P1_3	KI3	TRBO (/TRCIOC)				AN11
18		P1_2	KI2	(TRCIOB)				AN10
19		P1_1	KI1	(TRCIOA/ TRCTRG)				AN9
20		P1_0	KI0	(TRCIOD)				AN8

Table 1.4 Pin Name Information by Pin Number

Note:

1. Can be assigned to the pin in parentheses by a program.



1.5 Pin Functions

Tables 1.5 and 1.6 list Pin Functions.

Table 1.5Pin Functions (1)

Item	Pin Name	I/O Type	Description
Power supply input	VCC, VSS	-	Apply 1.8 V to 5.5 V to the VCC pin. Apply 0 V to the VSS pin.
Analog power supply input	AVCC, AVSS	-	Power supply for the A/D converter. Connect a capacitor between AVCC and AVSS.
Reset input	RESET	I	Input "L" on this pin resets the MCU.
MODE	MODE	I	Connect this pin to VCC via a resistor.
XIN clock input	XIN	I	These pins are provided for XIN clock generation circuit I/O. Connect a ceramic resonator or a crystal oscillator between
XIN clock output	XOUT	I/O	the XIN and XOUT pins (1). To use an external clock, input it to the XOUT pin and leave the XIN pin open.
XCIN clock input	XCIN	Ι	These pins are provided for XCIN clock generation circuit I/O. Connect a crystal oscillator between the XCIN and XCOUT
XCIN clock output	XCOUT	0	pins ⁽¹⁾ . To use an external clock, input it to the XCIN pin and leave the XCOUT pin open.
INT interrupt input	INTO, INT1, INT3	I	INT interrupt input pins. INT0 is timer RB, and RC input pin.
Key input interrupt	KI0 to KI3	I	Key input interrupt input pins
Timer RA	TRAIO	I/O	Timer RA I/O pin
	TRAO	0	Timer RA output pin
Timer RB	TRBO	0	Timer RB output pin
Timer RC	TRCCLK	I	External clock input pin
	TRCTRG	I	External trigger input pin
	TRCIOA, TRCIOB, TRCIOC, TRCIOD	I/O	Timer RC I/O pins
Serial interface	CLK0, CLK2	I/O	Transfer clock I/O pins
	RXD0, RXD2	I	Serial data input pins
	TXD0, TXD2	0	Serial data output pins
	CTS2	I	Transmission control input pin
	RTS2	0	Reception control output pin
	SCL2	I/O	I ² C mode clock I/O pin
	SDA2	I/O	I ² C mode data I/O pin
I ² C bus	SCL	I/O	Clock I/O pin
	SDA	I/O	Data I/O pin
SSU	SSI	I/O	Data I/O pin
	SCS	I/O	Chip-select signal I/O pin
	SSCK	I/O	Clock I/O pin
	SSO	I/O	Data I/O pin

I: Input O: Output I/O: Input and output Note:

ote:

1. Refer to the oscillator manufacturer for oscillation characteristics.



2. Central Processing Unit (CPU)

Figure 2.1 shows the CPU Registers. The CPU contains 13 registers. R0, R1, R2, R3, A0, A1, and FB configure a register bank. There are two sets of register bank.





2.8.7 Interrupt Enable Flag (I)

The I flag enables maskable interrupts.

Interrupts are disabled when the I flag is set to 0, and are enabled when the I flag is set to 1. The I flag is set to 0 when an interrupt request is acknowledged.

2.8.8 Stack Pointer Select Flag (U)

ISP is selected when the U flag is set to 0; USP is selected when the U flag is set to 1. The U flag is set to 0 when a hardware interrupt request is acknowledged or the INT instruction of software interrupt numbers 0 to 31 is executed.

2.8.9 Processor Interrupt Priority Level (IPL)

IPL is 3 bits wide and assigns processor interrupt priority levels from level 0 to level 7. If a requested interrupt has higher priority than IPL, the interrupt is enabled.

2.8.10 Reserved Bit

If necessary, set to 0. When read, the content is undefined.



Address	Register	Symbol	After Reset
003Ah	Voltage Monitor 2 Circuit Control Register	VW2C	10000010b
003Bh			
003Ch			
003Dh			
003Eh			
003Fh			
0040h			
0041h	Flash Memory Ready Interrupt Control Register	FMRDYIC	XXXXX000b
0042h	-		
0043h			
0044h			
0045h			
0046h			
0047h	Timer RC Interrupt Control Register	TRCIC	XXXXX000b
0048h			
0049h			
004Ah	Timer RE Interrupt Control Register	TREIC	XXXXX000b
004Bh	UART2 Transmit Interrupt Control Register	S2TIC	XXXXX000b
004Ch	UART2 Receive Interrupt Control Register	S2RIC	XXXXX000b
004Dh	Key Input Interrupt Control Register	KUPIC	XXXXX000b
004Eh	A/D Conversion Interrupt Control Register	ADIC	XXXXX000b
004Fh	SSU Interrupt Control Register / IIC bus Interrupt Control Register (2)	SSUIC / IICIC	XXXXX000b
0050h			
0051h	UART0 Transmit Interrupt Control Register	SOTIC	XXXXX000b
0052h	LIARTO Receive Interrunt Control Register	SORIC	XXXXX000b
0052h	OANTO Necelve Interrupt Control Negister	00110	XXXXX0000D
0054h			
00555			
005511	Timer RA Interrunt Control Register	TRAIC	XXXXX000b
00501	The traine type of the trade of		
005711	Timer PB Interrupt Control Register	TRBIC	XXXXX000b
00501	INT1 Interrupt Control Register		XX00X0000
00590	INT2 Interrupt Control Projector		XX00X0000
	INTO INTERIUPT CONTION REGISTER		
00501			
00501	INTO Interrupt Control Register	INTOIC	XX00X000b
	INTO INTERTUPE Collision Detection Interrupt Control Predictor		
	OANTZ Das Comsion Detection Interrupt Control Register		
005Fh			
0061h			
0062h			
0063h			
0064h			
0065h			
0066h			
0067h			
0068h			
0069h			
006Ah			
006Bh			
006Ch			
006Dh			
006Eh			
006Fh			
0070h			
0071h			
0072h	Voltage Monitor 1 Interrupt Control Register	VCMP1IC	XXXXX000b
0073h	Voltage Monitor 2 Interrupt Control Register	VCMP2IC	XXXXX000b
0074h			
0075h			
0076h			
0077h			
0078h			
0079h			
007Ah			
007Bh			
007Ch			
007Dh			
007Eh			
007Fh			
V: Undefined			

SFR Information (2)⁽¹⁾ Table 4.2

Notes: 1. 2.

The blank areas are reserved and cannot be accessed by users. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
0140h			
0141h			
0142h			
0143h			
0144h			
0145h			
0146h			
0147h			
0148h			
0149h			
014Ah			
014Bh			
014Ch			
014Dh			
014Eh			
014Fh			
0150h			
0151h			
0152h			
0153h			
0154h			
0155h			
0156h			
0157h			
0158h			
0159h			
015Ah			
015Bh			
015Ch			
015Dh			
015Eh			
015Fh			
0160h			
0161h			
0162h			
0163h			
0164h			
01650			
01660			
01670			
0166h			
01690			
016Rb			
010DH			
016Dh		ł	
		ł	
016Fh		ł	
0170h			
0171h			
0172h			
0173h			
0174h		1	
0175h		1	
0176h		1	
0177h		1	
0178h		İ	
0179h		1	
017Ah		İ	
017Bh		İ	
017Ch		İ	
017Dh			
017Eh		1	
017Fh			
e			

SFR Information (6)⁽¹⁾ Table 4.6

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Address	Register	Symbol	After Reset
0180h	Timer RA Pin Select Register	TRASR	00h
0181h	Timer RC Pin Select Register	TRBRCSR	00h
01925	Timor PC Din Soloct Register 0	TPCDQDO	00b
01820		TROPSRU	000
0183h	Timer KU Pin Select Register 1	TRUPSR1	UUN
0184h			
0185h			
0186h			
0187h			
0188h	UARTO Pin Select Register	U0SR	00h
0180h			
01031	LIAPT2 Din Salaat Pagiatar 0	112580	00h
010A11	UART2 FIII Select Register 0	023R0	001
018Bh	UARIZ PIN Select Register 1	U2SR1	UUh
018Ch	SSU / IIC Pin Select Register	SSUIICSR	00h
018Dh			
018Eh	INT Interrupt Input Pin Select Register	INTSR	00h
018Fh	I/O Function Pin Select Register	PINSR	00h
0190h			
0101h			
0102h			
01025	SS Dit Counter Degister	CODD	11111000b
01930		SODR	
0194h	SS Transmit Data Register L / IIC bus Transmit Data Register (2)	SSTDR / ICDRT	FFN
0195h	SS Transmit Data Register H ⁽²⁾	SSTDRH	FFh
0196h	SS Receive Data Register L / IIC bus Receive Data Register (2)	SSRDR / ICDRR	FFh
0197h	SS Receive Data Register H (2)	SSRDRH	FFh
01006	CC Control Degister II / IIC hug Control De -: 4 (2)	SSCRH / ICCP1	00b
013011			04444045
0199h	SS Control Register L / IIC bus Control Register 2 ⁽²⁾	SSURL / ICCR2	011111010
019Ah	SS Mode Register / IIC bus Mode Register (2)	SSMR / ICMR	00010000b / 00011000b
019Bh	SS Enable Register / IIC bus Interrupt Enable Register (2)	SSER / ICIER	00h
019Ch	SS Status Register / IIC bus Status Register (2)	SSSR / ICSR	00h / 0000X000h
01006	Se Mada Dogistar 2 / Slove Address Dogister (?)	SSMR2/SAD	00b
	So would register 2 / Slave Address register (2)	JOININZ / JAK	0011
UI9EN			
019Fh			
01A0h			
01A1h			
01A2h			
01A3h			
01A4h			
01A5h			
01A6h			
01/70/1			
UIA8N			
01A9h			
01AAh			
01ABh			
01ACh			
01ADh			
01AEh			
01AFh			
01B0h			
01B00			
01005	Elech Memory Statue Degister	LOT	10000X00b
01B2h	riash wemory status kegister	101	duxuuu
01B3h		EN ID A	0.01
01B4h	Flash Memory Control Register 0	FMR0	UUh
01B5h	Flash Memory Control Register 1	FMR1	00h
01B6h	Flash Memory Control Register 2	FMR2	00h
01B7h			
01B8h			
01B9h		1	
01BAh			
01BRh			
01001			
UIBDN			
01BEh			
01BFh			

Table 4.7	SFR Information (7) ⁽¹⁾
-----------	------------------------------------

X: Undefined Notes: 1. The blank areas are reserved and cannot be accessed by users. 2. Selectable by the IICSEL bit in the SSUIICSR register.



Address	Register	Symbol	After Reset
2CB0h	DTC Control Data 14	DTCD14	XXh
2CB1h		-	XXh
2CB2h			XXh
200211			XXII
2CB3N			XXn
2CB4h			XXh
2CB5h			XXh
2CB6h			XXh
2CB7h			XXh
2007h	DTC Control Data 15	DTCD15	XXh
2000h	DIC Control Data 15	DICDIS	
20090			XAN
2CBAh			XXh
2CBBh			XXh
2CBCh			XXh
2CBDh			XXh
2CBFh			XXh
2CBEb			XXh
2001 h	DTC Control Data 16	DTCD16	XXh
20001		DICDI6	
2001h			XXn
2CC2h			XXh
2CC3h			XXh
2CC4h			XXh
2CC5h			XXh
2006h			XXh
200011			XXb
200711	DTO Ocartasi Data 47	DTOD47	
2008h	DIC Control Data 17	DICDI7	XXn
2CC9h			XXh
2CCAh			XXh
2CCBh			XXh
2CCCh			XXh
2CCDh			XXh
2CCEh			XXh
200Eh			YVh
2001 h	DTC Control Data 18		XXh
20001		DICDI8	
2CD1h			XXN
2CD2h			XXh
2CD3h			XXh
2CD4h			XXh
2CD5h			XXh
2CD6h			XXh
2CD7h			XXh
2007h	DTC Control Data 10	DTCD10	YYh
20000		010013	VVb
20090			
2CDAh			7.XU
2CDBh			XXh
2CDCh			XXh
2CDDh			XXh
2CDEh			XXh
2CDFh			XXh
2051H	DTC Control Data 20	DTCD20	XXh
20101		010020	VVh
20E111			
2CE2h			7.XU
2CE3h			XXh
2CE4h			XXh
2CE5h			XXh
2CE6h			XXh
2CE7h			XXh
2000	DTC Control Data 21	DTCD21	XXb
20501		010021	
20E9n			
2CEAh			XXh
2CEBh			XXh
2CECh			XXh
2CEDh			XXh
2CFFh			XXh
20EEb			XXb
206111		1	7770

SFR Information (11)⁽¹⁾ Table 4.11

X: Undefined Note: 1. The blank areas are reserved and cannot be accessed by users.



Table 4.12	SFR Information	(12) ⁽¹⁾
------------	-----------------	---------------------

Address	Register	Symbol	After Reset
2CF0h	DTC Control Data 22	DTCD22	XXh
2CF1h			XXh
2CF2h			XXh
2CF3h			XXh
2CF4h			XXh
2CF5h			XXh
2CF6h			XXh
2CF7h			XXh
2CF8h	DTC Control Data 23	DTCD23	XXh
2CF9h			XXh
2CFAh			XXh
2CFBh			XXh
2CFCh			XXh
2CFDh			XXh
2CFEh			XXh
2CFFh			XXh
2D00h			
:			-
2FFFh			

2FFFh

X: Undefined

Note: 1. The blank areas are reserved and cannot be accessed by users.

Table 4.13 **ID Code Areas and Option Function Select Area**

Address	Area Name	Symbol	After Reset
:			
FFDBh	Option Function Select Register 2	OFS2	(Note 1)
:			
FFDFh	ID1		(Note 2)
<u> </u>			
FFE3h	ID2		(Note 2)
<u> </u>			
FFEBh	ID3		(Note 2)
:			
FFEFh	ID4		(Note 2)
:			
FFF3h	ID5		(Note 2)
FFF/N	ID6		(Note 2)
			(Nata 0)
FFFBN	זטו		(Note 2)
	Onting Function Onlant Desinter	1050	(1)-+- (1)
FFFFN	Option Function Select Register	OFS	(NOTE 1)

Notes:

The option function select area is allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program. 1. Do not write additions to the option function select area. If the block including the option function select area is erased, the option function select area is set to FFh.

When blank products are shipped, the option function select area is set to FFh. It is set to the written value after written by the user. When factory-programming products are shipped, the value of the option function select area is the value programmed by the user. The ID code areas are allocated in the flash memory, not in the SFRs. Set appropriate values as ROM data by a program.

2. Do not write additions to the ID code areas. If the block including the ID code areas is erased, the ID code areas are set to FFh. When blank products are shipped, the ID code areas are set to FFh. They are set to the written value after written by the user. When factory-programming products are shipped, the value of the ID code areas is the value programmed by the user.



Symbol	Parameter			Conditions	Standard			Unit	
Oymbol		i ai	ameter		Conditions	Min.	Тур.	Max.	Onit
Vcc/AVcc	Supply voltage					1.8	-	5.5	V
Vss/AVss	Supply voltage					-	0	-	V
Viн	Input "H" voltage	Other than	n CMOS inp	ut		0.8 Vcc	-	Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.5 Vcc	-	Vcc	V
		input	switching	: 0.35 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.55 Vcc	-	Vcc	V
			function		$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0.65 Vcc	-	Vcc	V
			(1/O port)	Input level selection	$4.0~V \leq Vcc \leq 5.5~V$	0.65 Vcc	-	Vcc	V
				: 0.5 Vcc	$2.7~V \leq Vcc < 4.0~V$	0.7 Vcc	-	Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0.8 Vcc	-	Vcc	V
				Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0.85 Vcc	-	Vcc	V
				: 0.7 Vcc	$2.7~\text{V} \leq \text{Vcc} < 4.0~\text{V}$	0.85 Vcc	-	Vcc	V
					$1.8~\text{V} \leq \text{Vcc} < 2.7~\text{V}$	0.85 Vcc	-	Vcc	V
		External c	lock input (X	OUT)		1.2	-	Vcc	V
VIL	Input "L" voltage	Other than	n CMOS inp	ut		0	-	0.2 Vcc	V
		CMOS	Input level	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	-	0.2 Vcc	V
		input	switching	: 0.35 Vcc	$2.7 \text{ V} \le \text{Vcc} < 4.0 \text{ V}$	0	_	0.2 Vcc	V
			function		$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.2 Vcc	V
			(I/O port)	Input level selection	$4.0 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	0	_	0.4 Vcc	V
				: 0.5 Vcc	$2.7 \text{ V} \le \text{Vcc} < 4.0 \text{ V}$	0	-	0.3 Vcc	V
					$1.8 \text{ V} \le \text{Vcc} < 2.7 \text{ V}$	0	_	0.2 Vcc	V
				Input level selection	4.0 V ≤ Vcc ≤ 5.5 V	0	_	0.55 Vcc	V
				: 0.7 Vcc	$2.7 \text{ V} \leq \text{Vcc} < 4.0 \text{ V}$	0	_	0.45 Vcc	V
					1.8 V ≤ Vcc < 2.7 V	0	_	0.35 Vcc	V
		External c	lock input (X	OUT)		0	_	0.4	V
IOH(sum)	Peak sum output "	H" current	Sum of all	pins IOH(peak)		-	_	-160	mA
IOH(sum)	Average sum output	"H" current	Sum of all	pins IOH(avg)		-	_	-80	mA
IOH(peak)	Peak output "H" cu	urrent	Drive capa	city Low		-	_	-10	mA
			Drive capa	city High		-	_	-40	mA
IOH(avg)	Average output "H	" current	Drive capa	city Low		-	_	-5	mA
			Drive capa	city High		-	_	-20	mA
IOL(sum)	Peak sum output "	L" current	Sum of all	pins IOL(peak)		-	_	160	mA
IOL(sum)	Average sum output	"L" current	Sum of all	pins IOL(avg)		-	_	80	mA
IOL(peak)	Peak output "L" cu	irrent	Drive capa	city Low		-	_	10	mA
			Drive capa	city High		-	-	40	mA
IOL(avg)	Average output "L	" current	Drive capa	city Low		-	-	5	mA
			Drive capa	city High		-	-	20	mA
f(XIN)	XIN clock input os	cillation free	quency		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	20	MHz
					$1.8~V \leq Vcc < 2.7~V$	-	-	5	MHz
f(XCIN)	XCIN clock input c	scillation fr	equency		$1.8 \text{ V} \le \text{Vcc} \le 5.5 \text{ V}$	-	32.768	50	kHz
fOCO40M	When used as the c	used as the count source for timer RC ⁽³⁾		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	32	-	40	MHz	
fOCO-F	fOCO-F frequency	/			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	20	MHz
					$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	5	MHz
-	System clock freq	uency			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	-	20	MHz
	· · ·	-			$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	_	_	5	MHz
f(BCLK)	CPU clock frequer	ncy			$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	_	_	20	MHz
					1.8 V < Vcc < 2.7 V	_	_	5	MHz

Table 5.2 Recommended Operating Conditions

Notes:

1. Vcc = 1.8 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. The average output current indicates the average value of current measured during 100 ms.

3. fOCO40M can be used as the count source for timer RC in the range of Vcc = 2.7 V to 5.5V.



Symbol	Boromotor	Conditions		Lloit			
Symbol	Falameter	Conditions	Min.	Тур. Мах.			
-	Program/erase endurance (2)		1,000 ⁽³⁾	-	-	times	
—	Byte program time		-	80	500	μs	
-	Block erase time		-	0.3	-	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5 + CPU clock × 3 cycles	ms	
-	Interval from erase start/restart until following suspend request		0	_	_	μS	
_	Time from suspend until erase restart		-	_	30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS	
—	Program, erase voltage		2.7	_	5.5	V	
-	Read voltage		1.8	-	5.5	V	
_	Program, erase temperature		0	-	60	°C	
_	Data hold time ⁽⁷⁾	Ambient temperature = 55°C	20	_	_	year	

Table 5.5 Flash Memory (Program ROM) Electrical Characteristics

Notes: 1. Vcc = 2.7 to 5.5 V and $T_{opr} = 0$ to 60°C, unless otherwise specified.

2. Definition of programming/erasure endurance

The programming and erasure endurance is defined on a per-block basis. If the programming and erasure endurance is n (n = 1,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.

However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

3. Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed). 4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. The data hold time includes time that the power supply is off or the clock is not supplied.



Symbol	Paramotor	Conditions		Linit			
Symbol	Falanielei	Conditions	Min.	Тур.	Max.	Offic	
-	Program/erase endurance (2)		10,000 (3)	-	-	times	
_	Byte program time (program/erase endurance \leq 1,000 times)		_	160	1,500	μS	
-	Byte program time (program/erase endurance > 1,000 times)		_	300	1,500	μs	
-	Block erase time (program/erase endurance \leq 1,000 times)		_	0.2	1	S	
-	Block erase time (program/erase endurance > 1,000 times)		_	0.3	1	S	
td(SR-SUS)	Time delay from suspend request until suspend		-	-	5 + CPU clock × 3 cycles	ms	
-	Interval from erase start/restart until following suspend request		0	-	-	μs	
_	Time from suspend until erase restart		-	-	30+CPU clock × 1 cycle	μS	
td(CMDRST- READY)	Time from when command is forcibly terminated until reading is enabled		-	-	30+CPU clock × 1 cycle	μS	
-	Program, erase voltage		2.7	-	5.5	V	
-	Read voltage		1.8	-	5.5	V	
_	Program, erase temperature		-20 (7)	-	85	°C	
-	Data hold time ⁽⁸⁾	Ambient temperature = 55 °C	20	-	_	year	

Table 5.6 Flash Memory (Data flash Block A to Block D) Electrical Characteristics

Notes:

1. Vcc = 2.7 to 5.5 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. Definition of programming/erasure endurance

Definition of programming/erastice endurance
 The programming and erasure endurance is defined on a per-block basis.
 If the programming and erasure endurance is n (n = 10,000), each block can be erased n times. For example, if 1,024 1-byte writes are performed to different addresses in block A, a 1 Kbyte block, and then the block is erased, the programming/erasure endurance still stands at one.
 However, the same address must not be programmed more than once per erase operation (overwriting prohibited).

Endurance to guarantee all electrical characteristics after program and erase. (1 to Min. value can be guaranteed).

4. In a system that executes multiple programming operations, the actual erasure count can be reduced by writing to sequential addresses in turn so that as much of the block as possible is used up before performing an erase operation. For example, when programming groups of 16 bytes, the effective number of rewrites can be minimized by programming up to 128 groups before erasing them all in one operation. In addition, averaging the erasure endurance between blocks A to D can further reduce the actual erasure endurance. It is also advisable to retain data on the erasure endurance of each block and limit the number of erase operations to a certain number.

5. If an error occurs during block erase, attempt to execute the clear status register command, then execute the block erase command at least three times until the erase error does not occur.

6. Customers desiring program/erase failure rate information should contact their Renesas technical support representative.

7. -40°C for D version.

8. The data hold time includes time that the power supply is off or the clock is not supplied.



Figure 5.2 Time delay until Suspend



Symbol	Parameter	Condition		Linit		
Symbol	Falametei	Condition	Min.	Тур.	Max.	Unit
Vdet2	Voltage detection level Vdet2_0	At the falling of Vcc	3.70	4.00	4.30	V
-	Hysteresis width at the rising of Vcc in voltage detection 2 circuit		-	0.10	-	V
-	Voltage detection 2 circuit response time ⁽²⁾	At the falling of Vcc from $5 \text{ V to } (\text{Vdet2}_0 - 0.1) \text{ V}$	-	20	150	μS
-	Voltage detection circuit self power consumption	VCA27 = 1, Vcc = 5.0 V	-	1.7	-	μΑ
td(E-A)	Waiting time until voltage detection circuit operation starts $^{\rm (3)}$		Ι	-	100	μs

Table 5.9 Voltage Detection 2 Circuit Electrical Characteristics

Notes:

- 1. The measurement condition is Vcc = 1.8 V to 5.5 V and $T_{opr} = -20$ to 85°C (N version) / -40 to 85°C (D version).
- 2. Time until the voltage monitor 2 interrupt request is generated after the voltage passes Vdet2.
- 3. Necessary time until the voltage detection circuit operates after setting to 1 again after setting the VCA27 bit in the VCA2 register to 0.

Table 5.10 Power-on Reset Circuit ⁽²⁾

Symbol	Parameter	Condition		Linit		
	Falanielei	Condition	Min.	Тур.	Max.	Unit
trth	External power Vcc rise gradient	(1)	0	-	50,000	mV/msec

Notes:

- 1. The measurement condition is $T_{opr} = -20$ to $85^{\circ}C$ (N version) / -40 to $85^{\circ}C$ (D version), unless otherwise specified.
- 2. To use the power-on reset function, enable voltage monitor 0 reset by setting the LVDAS bit in the OFS register to 0.



Power-on Reset Circuit Electrical Characteristics

Figure 5.3



Symbol	Deremeter		Conditions		Linit			
Symbol	Parameter		Conditions	Min.	Тур.	Max.	Unit	
tsucyc	SSCK clock cycle time)		4	-	-	tCYC ⁽²⁾	
tнı	SSCK clock "H" width			0.4	-	0.6	tsucyc	
tlo	SSCK clock "L" width			0.4	-	0.6	tsucyc	
trise	SSCK clock rising Maste			-	=	1	tCYC (2)	
	time	Slave		-	-	1	μs	
tFALL	SSCK clock falling	Master		_	-	1	tCYC (2)	
	time	Slave		-	-	1	μs	
tsu	SSO, SSI data input setup time			100	-	=	ns	
tн	SSO, SSI data input h	old time		1	-	-	tCYC (2)	
tlead	SCS setup time	Slave		1tcyc + 50	_	_	ns	
tlag	SCS hold time	Slave		1tcyc + 50	-	_	ns	
top	SSO, SSI data output	delay time		-	=	1	tCYC ⁽²⁾	
tsa	SA SSI slave access time		$2.7 \text{ V} \leq \text{Vcc} \leq 5.5 \text{ V}$	-	-	1.5tcyc + 100	ns	
		$1.8 \text{ V} \leq \text{Vcc} < 2.7 \text{ V}$	-	-	1.5tcyc + 200	ns		
tor	SSI slave out open tim	e	$2.7~\text{V} \leq \text{Vcc} \leq 5.5~\text{V}$	-	-	1.5tcyc + 100	ns	
	-		1.8 V ≤ Vcc < 2.7 V	-	-	1.5tcyc + 200	ns	

Table 5.14 Timing Requirements of Synchronous Serial Communication Unit (SSU) ⁽¹⁾

Notes:

1. Vcc = 1.8 to 5.5 V, Vss = 0 V and Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.

2. 1tcyc = 1/f1(s)



Symbol	Parameter		Condition		Standard	1	l Init
Symbol	i alametei			Min.	Тур.	Max.	Onin
lcc	Power supply current (Vcc = 3.3 to 5.5 V)	High-speed clock mode	XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	6.5	15	mA
	Single-chip mode, output pins are open, other pins		XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	5.3	12.5	mA
	are Vss		XIN = 10 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz No division	-	3.6	-	mA
			XIN = 20 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	-	3.0	_	mA
			XIN = 16 MHz (square wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	2.2	-	mA
		High apood	Ally = 10 Minz (Squale wave) High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	7.5	- 15	mA mA
		on-chip oscillator mode	High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz No division		7.0	15	mA
			High-speed on-chip oscillator on fOCO-F = 20 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-8	_	3.0	_	mA
			High-speed on-chip oscillator on fOCO-F = 4 MHz Low-speed on-chip oscillator on = 125 kHz Divide-by-16 MSTIIC = MSTTRD = MSTTRC = 1	_	1	_	MA
		Low-speed on-chip oscillator mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz Divide-by-8, FMR27 = 1, VCA20 = 0	-	90	400	μA
		Low-speed clock mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division FMR27 = 1, VCA20 = 0	_	85	400	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz No division Program operation on RAM Flash memory off, FMSTP = 1, VCA20 = 0	-	47	_	μA
		Wait mode	XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock operation VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	15	100	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator on = 125 kHz While a WAIT instruction is executed Peripheral clock off VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	_	4	90	μA
			XIN clock off High-speed on-chip oscillator off Low-speed on-chip oscillator off XCIN clock oscillator on = 32 kHz (peripheral clock off) While a WAIT instruction is executed VCA27 = VCA26 = VCA25 = 0 VCA20 = 1	-	3.5	=	μA
		Stop mode	XIN clock off, Topr = 25°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	_	2.0	5.0	μA
			XIN clock off, Topr = 85°C High-speed on-chip oscillator off Low-speed on-chip oscillator off CM10 = 1 Peripheral clock off VCA27 = VCA26 = VCA25 = 0	-	5.0	_	μΑ

Table 5.17Electrical Characteristics (2) [3.3 V \leq Vcc \leq 5.5 V]
(Topr = -20 to 85°C (N version) / -40 to 85°C (D version), unless otherwise specified.)



Table 5.20 S	erial Interface
--------------	-----------------

Symbol	Derometer		Standard		
	Falanielei	Min.	Max.	Unit	
tc(CK)	CLKi input cycle time	200	-	ns	
tw(скн)	CLKi input "H" width	100	-	ns	
tW(CKL)	CLKi input "L" width	100	-	ns	
td(C-Q)	TXDi output delay time	-	50	ns	
th(C-Q)	TXDi hold time	0	-	ns	
tsu(D-C)	RXDi input setup time	50	-	ns	
th(C-D)	RXDi input hold time	90	-	ns	

i = 0, 2



Figure 5.10 Serial Interface Timing Diagram when Vcc = 5 V

Table 5.21 External Interrupt INTi (i = 0, 1, 3) Input, Key Input Interrupt Kli (i = 0 to 3)

Symbol	Parameter		Standard		
			Max.	Unit	
tw(INH)	INTi input "H" width, Kli input "H" width	250 (1)	-	ns	
tw(INL)	INTi input "L" width, Kli input "L" width	250 ⁽²⁾	-	ns	

Notes:

1. When selecting the digital filter by the INTi input filter select bit, use an INTi input HIGH width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.

2. When selecting the digital filter by the INTi input filter select bit, use an INTi input LOW width of either (1/digital filter clock frequency × 3) or the minimum value of standard, whichever is greater.





General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins

Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual.

- The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.
- 2. Processing at Power-on

The state of the product is undefined at the moment when power is supplied.

- The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the moment when power is supplied.
 - In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed.

In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses

Access to reserved addresses is prohibited.

- The reserved addresses are provided for the possible future expansion of functions. Do
 not access these addresses; the correct operation of LSI is not guaranteed if they are
 accessed.
- 4. Clock Signals

After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized.

- When the clock signal is generated with an external resonator (or from an external oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.
- 5. Differences between Products

Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems.

— The characteristics of MPU/MCU in the same group but having different part numbers may differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.