

#### Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

## Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

E·XFI

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	67MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	62
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x20b; D/A 4x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	100-LQFP
Supplier Device Package	100-TQFP (14x14)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3866axi-039

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



## TMS

JTAG test mode select programming and debug port connection.

## USBIO, D+

Provides D+ connection directly to a USB 2.0 bus. May be used as a digital I/O pin; it is powered from VDDD instead of from a VDDIO. Pins are Do Not Use (DNU) on devices without USB.

## USBIO, D-

Provides D– connection directly to a USB 2.0 bus. May be used as a digital I/O pin; it is powered from VDDD instead of from a VDDIO. Pins are Do Not Use (DNU) on devices without USB.

## VBOOST

Power sense connection to boost pump.

VBAT

Battery supply to boost pump.

## VCCA.

Output of the analog core regulator or the input to the analog core. Requires a 1uF capacitor to VSSA. The regulator output is not designed to drive external circuits. Note that if you use the device with an external core regulator (externally regulated mode), the voltage applied to this pin must not exceed the allowable range of 1.71 V to 1.89 V. When using the internal core regulator, (internally regulated mode, the default), do not tie any power to this pin. For details see Power System on page 31.

## VCCD.

Output of the digital core regulator or the input to the digital core. The two VCCD pins must be shorted together, with the trace between them as short as possible, and a 1uF capacitor to VSSD. The regulator output is not designed to drive external circuits. Note that if you use the device with an external core regulator (externally regulated mode), the voltage applied to this pin must not exceed the allowable range of 1.71 V to 1.89 V. When using the internal core regulator (internally regulated mode, the default), do not tie any power to this pin. For details see Power System on page 31.

## VDDA

Supply for all analog peripherals and analog core regulator. VDDA must be the highest voltage present on the device. All other supply pins must be less than or equal to VDDA.

## VDDD

Supply for all digital peripherals and digital core regulator. VDDD must be less than or equal to VDDA.

## VSSA

Ground for all analog peripherals.

## VSSB

Ground connection for boost pump.

## VSSD

Ground for all digital logic and I/O pins.

## VDDIO0, VDDIO1, VDDIO2, VDDIO3

Supply for I/O pins. Each VDDIO must be tied to a valid operating voltage (1.71 V to 5.5 V), and must be less than or equal to VDDA.

## XRES (and configurable XRES)

External reset pin. Active low with internal pull-up. Pin P1[2] may be configured to be a XRES pin; see "Nonvolatile Latches (NVLs)" on page 24.

## 4. CPU

## 4.1 8051 CPU

The CY8C38 devices use a single cycle 8051 CPU, which is fully compatible with the original MCS-51 instruction set. The CY8C38 family uses a pipelined RISC architecture, which executes most instructions in 1 to 2 cycles to provide peak performance of up to 33 MIPS with an average of 2 cycles per instruction. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor.

The 8051 CPU subsystem includes these features:

- Single cycle 8051 CPU
- Up to 64 KB of flash memory, up to 2 KB of EEPROM, and up to 8 KB of SRAM
- 512-byte instruction cache between CPU and flash
- Programmable nested vector interrupt controller
- DMA controller
- Peripheral HUB (PHUB)
- External memory interface (EMIF)

## 4.2 Addressing Modes

The following addressing modes are supported by the 8051:

- Direct Addressing: The operand is specified by a direct 8-bit address field. Only the internal RAM and the SFRs can be accessed using this mode.
- Indirect Addressing: The instruction specifies the register which contains the address of the operand. The registers R0 or R1 are used to specify the 8-bit address, while the data pointer (DPTR) register is used to specify the 16-bit address.
- Register Addressing: Certain instructions access one of the registers (R0 to R7) in the specified register bank. These instructions are more efficient because there is no need for an address field.
- Register Specific Instructions: Some instructions are specific to certain registers. For example, some instructions always act on the accumulator. In this case, there is no need to specify the operand.
- Immediate Constants: Some instructions carry the value of the constants directly instead of an address.
- Indexed Addressing: This type of addressing can be used only for a read of the program memory. This mode uses the Data Pointer as the base and the accumulator value as an offset to read a program memory.
- Bit Addressing: In this mode, the operand is one of 256 bits.



## Figure 4-1. DMA Timing Diagram



### 4.4.4.2 Auto Repeat DMA

Auto repeat DMA is typically used when a static pattern is repetitively read from system memory and written to a peripheral. This is done with a single TD that chains to itself.

#### 4.4.4.3 Ping Pong DMA

A ping pong DMA case uses double buffering to allow one buffer to be filled by one client while another client is consuming the data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together so that each TD calls the opposite TD when complete.

#### 4.4.4.4 Circular DMA

Circular DMA is similar to ping pong DMA except it contains more than two buffers. In this case there are multiple TDs; after the last TD is complete it chains back to the first TD.

#### 4.4.4.5 Scatter Gather DMA

In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of the device and the packet elements, including the header, payload, and trailer, exist in various noncontiguous locations in memory. Scatter gather DMA allows the segments to be concatenated together by using multiple TDs in a chain. The chain gathers the data from the multiple locations. A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.

#### 4.4.4.6 Packet Queuing DMA

Packet queuing DMA is similar to scatter gather DMA but specifically refers to packet protocols. With these protocols, there may be separate configuration, data, and status phases associated with sending or receiving a packet.

For instance, to transmit a packet, a memory mapped configuration register can be written inside a peripheral, specifying the overall length of the ensuing data phase. The CPU can set up this configuration information anywhere in system memory and copy it with a simple TD to the peripheral. After the configuration phase, a data phase TD (or a series of data phase TDs) can begin (potentially using scatter gather). When the data



phase TD(s) finish, a status phase TD can be invoked that reads some memory mapped status information from the peripheral and copies it to a location in system memory specified by the CPU for later inspection. Multiple sets of configuration, data, and status phase 'subchains' can be strung together to create larger chains that transmit multiple packets in this way. A similar concept exists in the opposite direction to receive the packets.

#### 4.4.4.7 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD's configuration. This process repeats as often as necessary.

## 4.5 Interrupt Controller

The interrupt controller provides a mechanism for hardware resources to change program execution to a new address, independent of the current task being executed by the main code. The interrupt controller provides enhanced features not found on original 8051 interrupt controllers:

- Thirty-two interrupt vectors
- Jumps directly to ISR anywhere in code space with dynamic vector addresses
- Multiple sources for each vector
- Flexible interrupt to vector matching
- Each interrupt vector is independently enabled or disabled
- Each interrupt can be dynamically assigned one of eight priorities
- Eight level nestable interrupts
- Multiple I/O interrupt vectors
- Software can send interrupts
- Software can clear pending interrupts

Figure 4-2 on page 20 represents typical flow of events when an interrupt triggered. Figure 4-3 on page 21 shows the interrupt structure and priority polling.



## 5.6 External Memory Interface

CY8C38 provides an EMIF for connecting to external memory devices. The connection allows read and write accesses to external memories. The EMIF operates in conjunction with UDBs, I/O ports, and other hardware to generate external memory address and control signals. At 33 MHz, each memory access cycle takes four bus clock cycles. Figure 5-1 is the EMIF block diagram. The EMIF supports synchronous and asynchronous memories. The CY8C38 supports only one type of external memory device at a time. External memory can be accessed through the 8051 xdata space; up to 24 address bits can be used. See "xdata Space" section on page 27. The memory can be 8 or 16 bits wide.



Figure 5-1. EMIF Block Diagram



## 6.2 Power System

The power system consists of separate analog, digital, and I/O supply pins, labeled VDDA, VDDD, and VDDIOX, respectively. It also includes two internal 1.8-V regulators that provide the digital (VCCD) and analog (VCCA) supplies for the internal core logic. The output pins of the regulators (VCCD and VCCA) and the

VDDIO pins must have capacitors connected as shown in Figure 6-4. The two VCCD pins must be shorted together, with as short a trace as possible, and connected to a  $1-\mu$ F ±10-percent X5R capacitor. The power system also contains a sleep regulator, an I<sup>2</sup>C regulator, and a hibernate regulator.



#### Notes

- The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-8 on page 12.
- It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the DC bias (VDDX or VCCX in Figure 6-4) is a significant percentage of the rated working voltage.
- You can power the device in internally regulated mode, where the voltage applied to the VDDx pins is as high as 5.5 V, and the internal regulators provide the core voltages. In this mode, do not apply power to the VCCx pins, and do not tie the VDDx pins to the VCCx pins.
- You can also power the device in externally regulated mode, that is, by directly powering the VCCD and VCCA pins. In this configuration, the VDDD pins should be shorted to the VCCD pins and the VDDA pin should be shorted to the VCCA pin. The allowed supply range in this configuration is 1.71 V to 1.89 V. After power up in this configuration, the internal regulators are on by default, and should be disabled to reduce power consumption.



The USBIO pins (P15[7] and P15[6]), when enabled for I/O mode, have limited drive mode control. The drive mode is set using the PRT15.DM0[7, 6] register. A resistive pull option is also available at the USBIO pins, which can be enabled using the PRT15.DM1[7, 6] register. When enabled for USB mode, the drive mode control has no impact on the configuration of the USB pins. Unlike the GPIO and SIO configurations, the port wide configuration registers do not configure the USB drive mode bits. Table 6-7 shows the drive mode configuration for the USBIO pins.

PRT15.DM1[7,6] Pull up enable	PRT15.DM0[7,6] Drive Mode enable	PRT15.DR[7,6] = 1	PRT15.DR[7,6] = 0	Description
0	0	High Z	Strong Low	Open Drain, Strong Low
0	1	Strong High	Strong Low	Strong Outputs
1	0	Res High (5k)	Strong Low	Resistive Pull Up, Strong Low
1	1	Strong High	Strong Low	Strong Outputs

#### ■ High impedance analog

The default reset state with both the output driver and digital input buffer turned off. This prevents any current from flowing in the I/O's digital input buffer due to a floating voltage. This state is recommended for pins that are floating or that support an analog voltage. High impedance analog pins do not provide digital input functionality.

To achieve the lowest chip current in sleep modes, all I/Os must either be configured to the high impedance analog mode, or have their pins driven to a power supply rail by the PSoC device or by external circuitry.

■ High impedance digital

The input buffer is enabled for digital signal input. This is the standard high impedance (High Z) state recommended for digital inputs.

Resistive pull-up or resistive pull-down

Resistive pull-up or pull-down, respectively, provides a series resistance in one of the data states and strong drive in the other. Pins can be used for digital input and output in these modes. Interfacing to mechanical switches is a common application for these modes. Resistive pullup and pull-down are not available with SIO in regulated output mode.

Open drain, drives high and open drain, drives low

Open drain modes provide high impedance in one of the data states and strong drive in the other. Pins can be used for digital input and output in these modes. A common application for these modes is driving the I<sup>2</sup>C bus signal lines.

Strong drive

Provides a strong CMOS output drive in either high or low state. This is the standard output mode for pins. Strong Drive mode pins must not be used as inputs under normal circumstances. This mode is often used to drive digital output signals or external FETs.

Resistive pull-up and pull-down

Similar to the resistive pull-up and resistive pull-down modes except the pin is always in series with a resistor. The high data state is pull-up while the low data state is pull-down. This mode is most often used when other signals that may cause shorts can drive the bus. Resistive pullup and pull-down are not available with SIO in regulated output mode.

#### 6.4.2 Pin Registers

Registers to configure and interact with pins come in two forms that may be used interchangeably.

All I/O registers are available in the standard port form, where each bit of the register corresponds to one of the port pins. This register form is efficient for quickly reconfiguring multiple port pins at the same time.

I/O registers are also available in pin form, which combines the eight most commonly used port register bits into a single register for each pin. This enables very fast configuration changes to individual pins with a single register write.

#### 6.4.3 Bidirectional Mode

High speed bidirectional capability allows pins to provide both the high impedance digital drive mode for input signals and a second user selected drive mode such as strong drive (set using PRT×DM[2:0] registers) for output signals on the same pin, based on the state of an auxiliary control bus signal. The bidirectional capability is useful for processor busses and communications interfaces such as the SPI Slave MISO pin that requires dynamic hardware control of the output buffer.

The auxiliary control bus routes up to 16 UDB or digital peripheral generated output enable signals to one or more pins.

## 6.4.4 Slew Rate Limited Mode

GPIO and SIO pins have fast and slow output slew rate options for strong and open drain drive modes, not resistive drive modes. Because it results in reduced EMI, the slow edge rate option is recommended for signals that are not speed critical, generally less than 1 MHz. The fast slew rate is for signals between 1 MHz and 33 MHz. The slew rate is individually configurable for each pin, and is set by the PRT×SLW registers.



Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

## 7.2.2.3 Conditionals

Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers in a variety of configurations. Other conditions include zero detect, all ones detect, and overflow. These conditions are the primary datapath outputs, a selection of which can be driven out to the UDB routing matrix. Conditional computation can use the built in chaining to neighboring UDBs to operate on wider data widths without the need to use routing resources.

#### 7.2.2.4 Variable MSB

The most significant bit of an arithmetic and shift function can be programmatically specified. This supports variable width CRC and PRS functions, and in conjunction with ALU output masking, can implement arbitrary width timers, counters and shift blocks.

## 7.2.2.5 Built in CRC/PRS

The datapath has built-in support for single cycle CRC computation and PRS generation of arbitrary width and arbitrary polynomial. CRC/PRS functions longer than 8 bits may be implemented in conjunction with PLD logic, or built in chaining may be use to extend the function into neighboring UDBs.

#### 7.2.2.6 Input/Output FIFOs

Each datapath contains two four-byte deep FIFOs, which can be independently configured as an input buffer (system bus writes to the FIFO, datapath internal reads the FIFO), or an output buffer (datapath internal writes to the FIFO, the system bus reads from the FIFO). The FIFOs generate status that are selectable as datapath outputs and can therefore be driven to the routing, to interact with sequencers, interrupts, or DMA.





## 7.2.2.7 Chaining

The datapath can be configured to chain conditions and signals such as carries and shift data with neighboring datapaths to create higher precision arithmetic, shift, CRC/PRS functions.

## 7.2.2.8 Time Multiplexing

In applications that are over sampled, or do not need high clock rates, the single ALU block in the datapath can be efficiently shared with two sets of registers and condition generators. Carry and shift out data from the ALU are registered and can be selected as inputs in subsequent cycles. This provides support for 16-bit functions in one (8-bit) datapath.

## 7.2.2.9 Datapath I/O

There are six inputs and six outputs that connect the datapath to the routing matrix. Inputs from the routing provide the configuration for the datapath operation to perform in each cycle, and the serial data inputs. Inputs can be routed from other UDB blocks, other device peripherals, device I/O pins, and so on. The outputs to the routing can be selected from the generated conditions, and the serial data outputs. Outputs can be routed to other UDB blocks, device peripherals, interrupt and DMA controller, I/O pins, and so on.

#### 7.2.3 Status and Control Module

The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation.

## Figure 7-6. Status and Control Registers



The bits of the control register, which may be written to by the system bus, are used to drive into the routing matrix, and thus provide firmware with the opportunity to control the state of UDB processing. The status register is read-only and it allows internal UDB state to be read out onto the system bus directly from internal routing. This allows firmware to monitor the state of UDB processing. Each bit of these registers has programmable connections to the routing matrix and routing connections are made depending on the requirements of the application.

### 7.2.3.1 Usage Examples

As an example of control input, a bit in the control register can be allocated as a function enable bit. There are multiple ways to enable a function. In one method the control bit output would be routed to the clock control block in one or more UDBs and serve as a clock enable for the selected UDB blocks. A status example is a case where a PLD or datapath block generated a condition, such as a "compare true" condition that is captured and latched by the status register and then read (and cleared) by CPU firmware.



### 7.2.3.2 Clock Generation

Each subcomponent block of a UDB including the two PLDs, the datapath, and Status and Control, has a clock selection and control block. This promotes a fine granularity with respect to allocating clocking resources to UDB component blocks and allows unused UDB resources to be used by other functions for maximum system efficiency.

## 7.3 UDB Array Description

Figure 7-7 shows an example of a 16 UDB array. In addition to the array core, there are a DSI routing interfaces at the top and bottom of the array. Other interfaces that are not explicitly shown include the system interfaces for bus and clock distribution. The UDB array includes multiple horizontal and vertical routing channels each comprised of 96 wires. The wire connections to UDBs, at horizontal/vertical intersection and at the DSI interface are highly permutable providing efficient automatic routing in PSoC Creator. Additionally the routing allows wire by wire segmentation along the vertical and horizontal routing to further increase routing flexibility and capability.

#### Figure 7-7. Digital System Interface Structure



#### 7.3.1 UDB Array Programmable Resources

Figure 7-8 shows an example of how functions are mapped into a bank of 16 UDBs. The primary programmable resources of the UDB are two PLDs, one datapath and one status/control register. These resources are allocated independently, because they have independently selectable clocks, and therefore unused blocks are allocated to other unrelated functions. An example of this is the 8-bit timer in the upper left corner of the array. This function only requires one datapath in the UDB, and therefore the PLD resources may be allocated to another function. A function such as a Quadrature Decoder may require more PLD logic than one UDB can supply and in this case can utilize the unused PLD blocks in the 8-bit Timer UDB. Programmable resources in the UDB array are generally homogeneous so functions can be mapped to arbitrary boundaries in the array.

#### Figure 7-8. Function Mapping Example in a Bank of UDBs



## 7.4 DSI Routing Interface Description

The DSI routing interface is a continuation of the horizontal and vertical routing channels at the top and bottom of the UDB array core. It provides general purpose programmable routing between device peripherals, including UDBs, I/Os, analog peripherals, interrupts, DMA and fixed function peripherals.

Figure 7-9 illustrates the concept of the digital system interconnect, which connects the UDB array routing matrix with other device peripherals. Any digital core or fixed function peripheral that needs programmable routing is connected to this interface.

Signals in this category include:

- Interrupt requests from all digital peripherals in the system.
- DMA requests from all digital peripherals in the system.
- Digital peripheral data signals that need flexible routing to I/Os.
- Digital peripheral data signals that need connections to UDBs.
- Connections to the interrupt and DMA controllers.
- Connection to I/O pins.
- Connection to analog system digital signals.





# 7.8 I<sup>2</sup>C

PSoC includes a single fixed-function  $I^2C$  peripheral. Additional  $I^2C$  interfaces can be instantiated using Universal Digital Blocks (UDBs) in PSoC Creator, as required.

The I<sup>2</sup>C peripheral provides a synchronous two-wire interface designed to interface the PSoC device with a two-wire I<sup>2</sup>C serial communication bus. It is compatible<sup>[16]</sup> with I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I2C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O may be implemented with GPIO or SIO in open-drain modes.

To eliminate the need for excessive CPU intervention and overhead,  $I^2C$  specific support is provided for status detection and generation of framing bits.  $I^2C$  operates as a slave, a master, or multimaster (Slave and Master)<sup>[17]</sup>. In slave mode, the unit always listens for a start condition to begin sending or receiving data. Master mode supplies the ability to generate the Start and Stop conditions and initiate transactions. Multimaster mode provides clock synchronization and arbitration to allow multiple masters on the same bus. If Master mode is enabled and Slave mode is not enabled, the block does not generate interrupts on externally generated Start conditions.  $I^2C$  interfaces through DSI routing and allows direct connections to any GPIO or SIO pins.

I<sup>2</sup>C provides hardware address detect of a 7-bit address without CPU intervention. Additionally the device can wake from low-power modes on a 7-bit hardware address match. If wakeup

functionality is required, I<sup>2</sup>C pin connections are limited to one of two specific pairs of SIO pins. See descriptions of SCL and SDA pins in Pin Descriptions on page 12.

I<sup>2</sup>C features include:

- Slave and master, transmitter, and receiver operation
- Byte processing for low CPU overhead
- Interrupt or polling CPU interface
- Support for bus speeds up to 1 Mbps
- 7 or 10-bit addressing (10-bit addressing requires firmware support)
- SMBus operation (through firmware support SMBus supported in hardware in UDBs)
- 7-bit hardware address compare
- Wake from low-power modes on address match
- Glitch filtering (active and alternate-active modes only)

Data transfers follow the format shown in Figure 7-18. After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master.



## 7.8.1 External Electrical Connections

As Figure 7-19 shows, the  $I^2C$  bus requires external pull-up resistors (R<sub>P</sub>). These resistors are primarily determined by the supply voltage, bus speed, and bus capacitance. For detailed information on how to calculate the optimum pull-up resistor value for your design, we recommend using the UM10204 I2C-bus specification and user manual Rev 6, or newer, available from the NXP website at www.nxp.com.

## Figure 7-19. Connection of Devices to the I<sup>2</sup>C Bus



#### Notes

- 16. The I<sup>2</sup>C peripheral is non-compliant with the NXP I<sup>2</sup>C specification in the following areas: analog glitch filter, I/O V<sub>OL</sub>/I<sub>OL</sub>, I/O hysteresis. The I<sup>2</sup>C Block has a digital glitch filter (not available in sleep mode). The Fast-mode minimum fall-time specification can be met by setting the I/Os to slow speed mode. See the I/O Electrical Specifications in "Inputs and Outputs" section on page 80 for details.
- 17. Fixed-block I<sup>2</sup>C does not support undefined bus conditions, nor does it support Repeated Start in Slave mode. These conditions should be avoided, or the UDB-based I<sup>2</sup>C component should be used instead.



## 9.8 CSP Package Bootloader

A factory-installed bootloader program is included in all devices with CSP packages. The bootloader is compatible with PSoC Creator 3.0 bootloadable project files and has the following features:

- I<sup>2</sup>C-based
- SCLK and SDAT available at P1[6] and P1[7], respectively
- External pull-up resistors required
- I<sup>2</sup>C slave, address 4, data rate = 100 kbps
- Single application
- Wait two seconds for bootload command
- Other bootloader options are as set by the PSoC Creator 3.0 Bootloader Component default
- Occupies the bottom 9K of flash

For more information on this bootloader, see the following Cypress application notes:

- AN89611 PSoC<sup>®</sup> 3 AND PSoC 5LP Getting Started With Chip Scale Packages (CSP)
- AN73854 PSoC 3 and PSoC 5 LP Introduction to Bootloaders
- AN60317 PSoC 3 and PSoC 5 LP I<sup>2</sup>C Bootloader

Note that a PSOC Creator bootloadable project must be associated with .hex and .elf files for a bootloader project that is configured for the target device. Bootloader .hex and .elf files can be found at www.cypress.com/go/PSoC3datasheet.

The factory-installed bootloader can be overwritten using JTAG or SWD programming.



Table 11-7	Recommended	External	Compone	nts for	Boost	Circuit
	Necommenueu	LALEIHAI	compone	1113 101	DUUSI	Gircuit

Parameter	Description	Conditions	Min	Тур	Max	Units
L <sub>BOOST</sub>	Boost inductor	4.7 μH nominal	3.7	4.7	5.7	μH
		10 μH nominal	8.0	10.0	12.0	μH
		22 μH nominal	17.0	22.0	27.0	μH
C <sub>BOOST</sub>	Total capacitance sum of $V_{DDD}$ , $V_{DDA}$ , $V_{DDIO}$ <sup>[37]</sup>		17.0	26.0	31.0	μF
C <sub>BAT</sub>	Battery filter capacitor		17.0	22.0	27.0	μF
I <sub>F</sub>	Schottky diode average forward current		1.0	-	-	A
V <sub>R</sub>	Schottky reverse voltage		20.0	-	-	V

## Figure 11-8. T<sub>A</sub> range over $V_{BAT}$ and $V_{OUT}$



Figure 11-10.  $L_{BOOST}$  values over  $V_{BAT}$  and  $V_{OUT}$ 



## Figure 11-9. $I_{OUT}$ range over $V_{BAT}$ and $V_{OUT}$



Note 37. Based on device characterization (Not production tested).



## 11.4 Inputs and Outputs

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. Unless otherwise specified, all charts and graphs show typical values.

When the power supplies ramp up, there are low-impedance connections between each GPIO pin and its  $V_{DDIO}$  supply. This causes the pin voltages to track  $V_{DDIO}$  until both  $V_{DDIO}$  and  $V_{DDA}$  reach the IPOR voltage, which can be as high as 1.45 V. At that point, the low-impedance connections no longer exist and the pins change to their normal NVL settings.

11.4.1 GPIO

## Table 11-9. GPIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input voltage high threshold	CMOS Input, PRT[×]CTL = 0	$0.7 \times V_{DDIO}$	-	-	V
V <sub>IL</sub>	Input voltage low threshold	CMOS Input, PRT[×]CTL = 0	-	-	$0.3 \times V_{DDIO}$	V
V <sub>IH</sub>	Input voltage high threshold	LVTTL Input, PRT[×]CTL = 1, V <sub>DDIO</sub> < 2.7 V	0.7 × V <sub>DDIO</sub>	-	-	V
V <sub>IH</sub>	Input voltage high threshold	LVTTL Input, PRT[*]CTL = 1, $V_{DDIO} \ge 2.7V$	2.0	-	-	V
V <sub>IL</sub>	Input voltage low threshold	LVTTL Input, PRT[×]CTL = 1, $V_{DDIO}$ < 2.7 V	-	Ι	0.3 × V <sub>DDIO</sub>	V
V <sub>IL</sub>	Input voltage low threshold	LVTTL Input, PRT[*]CTL = 1, $V_{DDIO} \ge 2.7V$	-	Ι	0.8	V
V <sub>OH</sub>	Output voltage high	I <sub>OH</sub> = 4 mA at 3.3 V <sub>DDIO</sub>	V <sub>DDIO</sub> – 0.6	-	-	V
		I <sub>OH</sub> = 1 mA at 1.8 V <sub>DDIO</sub>	$V_{DDIO} - 0.5$	-	_	V
V <sub>OL</sub>	Output voltage low	I <sub>OL</sub> = 8 mA at 3.3 V <sub>DDIO</sub>	-	Ι	0.6	V
		I <sub>OL</sub> = 4 mA at 1.8 V <sub>DDIO</sub>	-	Ι	0.6	V
		I <sub>OL</sub> = 3 mA at 3.3 V <sub>DDIO</sub>	_	I	0.4	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	kΩ
Rpulldown	Pull-down resistor		3.5	5.6	8.5	kΩ
IIL	Input leakage current (absolute value) <sup>[39]</sup>	25 °C, V <sub>DDIO</sub> = 3.0 V	-	I	2	nA
C <sub>IN</sub>	Input capacitance <sup>[39]</sup>	GPIOs not shared with opamp outputs, MHz ECO or kHzECO	-	4	7	pF
		GPIOs shared with MHz ECO or kHzECO <sup>[40]</sup>	-	5	7	pF
		GPIOs shared with opamp outputs	-	-	18	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[39]</sup>		-	40	-	mV
Idiode	Current through protection diode to $V_{DDIO}$ and $V_{SSIO}$		-	-	100	μA
Rglobal	Resistance pin to analog global bus	25 °C, V <sub>DDIO</sub> = 3.0 V	-	320	-	Ω
Rmux	Resistance pin to analog mux bus	25 °C, V <sub>DDIO</sub> = 3.0 V	-	220	-	Ω

Notes

39. Based on device characterization (Not production tested).

40. For information on designing with PSoC oscillators, refer to the application note, AN54439 - PSoC<sup>®</sup> 3 and PSoC 5 External Oscillator.



## 11.4.2 SIO

## Table 11-11. SIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vinmax	Maximum input voltage	All allowed values of $V_{DDIO}$ and $V_{DDD}$ , see Section 11.1	-	-	5.5	V
Vinref	Input voltage reference (Differential input mode)		0.5	-	$0.52 \times V_{DDIO}$	V
	Output voltage reference (Regulat	ed output mode)	L			
Voutref		V <sub>DDIO</sub> > 3.7	1	-	V <sub>DDIO</sub> – 1	V
		V <sub>DDIO</sub> < 3.7	1	_	V <sub>DDIO</sub> – 0.5	V
	Input voltage high threshold					
V <sub>IH</sub>	GPIO mode	CMOS input	$0.7 \times V_{DDIO}$	-	-	V
	Differential input mode <sup>[42]</sup>	Hysteresis disabled	SIO_ref + 0.2	-	_	V
	Input voltage low threshold	1			I	
V <sub>IL</sub>	GPIO mode	CMOS input	_	-	$0.3 \times V_{DDIO}$	V
	Differential input mode <sup>[42]</sup>	Hysteresis disabled	_	-	SIO_ref - 0.2	V
	Output voltage high	1	I		I	
N/	Unregulated mode	I <sub>OH</sub> = 4 mA, V <sub>DDIO</sub> = 3.3 V	V <sub>DDIO</sub> – 0.4	-	_	V
VOH	Regulated mode <sup>[42]</sup>	I <sub>OH</sub> = 1 mA	SIO_ref-0.65	-	SIO_ref + 0.2	V
	Regulated mode <sup>[42]</sup>	I <sub>OH</sub> = 0.1 mA	SIO_ref - 0.3	-	SIO_ref + 0.2	V
V <sub>OL</sub>	Output voltage low	V <sub>DDIO</sub> = 3.30 V, I <sub>OL</sub> = 25 mA	-	-	0.8	V
		V <sub>DDIO</sub> = 3.30 V, I <sub>OL</sub> = 20 mA	_	-	0.4	V
		V <sub>DDIO</sub> = 1.80 V, I <sub>OL</sub> = 4 mA	_	_	0.4	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	kΩ
Rpulldown	Pull-down resistor		3.5	5.6	8.5	kΩ
IIL	Input leakage current (Absolute value) <sup>[43]</sup>					
	V <sub>IH</sub> ≤ Vddsio	25 °C, Vddsio = $3.0 \text{ V}$ , $\text{V}_{\text{IH}}$ = $3.0 \text{ V}$	_	_	14	nA
	V <sub>IH</sub> > Vddsio	25 °C, Vddsio = 0 V, $V_{IH}$ = 3.0 V	_	-	10	μA
C <sub>IN</sub>	Input Capacitance <sup>[43]</sup>		_	_	7	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[43]</sup>	Single ended mode (GPIO mode)	-	40	_	mV
		Differential mode	_	35	-	mV
Idiode	Current through protection diode to $V_{\mbox{SSIO}}$		-	-	100	μA

42. See Figure 6-10 on page 39 and Figure 6-13 on page 43 for more information on SIO reference.
43. Based on device characterization (Not production tested).





Population Rite	Conti	nuous	Multi-Sample		Multi-Sample Turbo	
Resolution, Bits	Min	Max	Min	Max	Min	Max
8	8000	384000	1911	91701	1829	87771
9	6400	307200	1543	74024	1489	71441
10	5566	267130	1348	64673	1307	62693
11	4741	227555	1154	55351	1123	53894
12	4000	192000	978	46900	956	45850
13	3283	157538	806	38641	791	37925
14	2783	133565	685	32855	674	32336
15	2371	113777	585	28054	577	27675
16	2000	48000	495	11861	489	11725
17	500	12000	124	2965	282	6766
18	125	3000	31	741	105	2513
19	16	375	4	93	15	357
20	8	187.5	2	46	8	183

## Table 11-23. Delta-sigma ADC Sample Rates, Range = ±1.024 V

Figure 11-33. Delta-sigma ADC IDD vs sps, Range = ±1.024 V, Figure 11-34. Delta-sigma ADC Noise Histogram, 1000 Continuous Sample Mode, Input Buffer Bypassed



Figure 11-35. Delta-sigma ADC Noise Histogram, 1000 Samples, 16-bit, 48 ksps, Ext Ref, V<sub>IN</sub> = V<sub>REF</sub>/2, Range = ±1.024 V



Samples, 20-Bit, 187 sps, Ext Ref, V<sub>IN</sub> = V<sub>REF</sub>/2, Range = ±1.024 V



Figure 11-36. Delta-sigma ADC Noise Histogram, 1000 Samples, 16-bit, 48 ksps, Int Ref, V<sub>IN</sub> = V<sub>REF</sub>/2, Range = ±1.024 V





Figure 11-37. Delta-sigma ADC DNL vs Output Code, 16-bit, 48 ksps, 25 °C V<sub>DDA</sub> = 3.3 V



#### Figure 11-38. Delta-sigma ADC INL vs Output Code, 16-bit, 48 ksps, 25 °C V<sub>DDA</sub> = 3.3 V



#### 11.5.3 Voltage Reference

#### Table 11-28. Voltage Reference Specifications

See also ADC external reference specifications in Section 11.5.2.

Parameter	Description	Conditions		Min	Тур	Мах	Units
V <sub>REF</sub> <sup>[51]</sup>	Precision reference voltage	Initial trimming, 25 °C		1.023 (–0.1%)	1.024	1.025 (+0.1%)	V
A p	After typical PCB assembly, post reflow	Typical (non-optimized) board	–40 °C	-	±0.5	-	%
		Device may be calibrated after assembly to improve performance	25 °C	-	±0.2	-	%
			85 °C	-	±0.2	-	%
	Temperature drift <sup>[52]</sup>	Box method		-	_	30	ppm/°C
	Long term drift			-	100	-	ppm/khr
	Thermal cycling drift (stability) <sup>[52, 53]</sup>			_	100	_	ppm

## Figure 11-39. Voltage Reference vs. Temperature and V<sub>CCA</sub>



## Figure 11-40. Voltage Reference Long-Term Drift



#### Notes

51.  $V_{\mathsf{REF}}$  is measured after packaging, and thus accounts for substrate and die attach stresses

52. Based on device characterization (Not production tested).

53. After eight full cycles between -40 °C and 100 °C.



## 11.9 Clocking

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. Unless otherwise specified, all charts and graphs show typical values.

11.9.1 Internal Main Oscillator

Table 11-77. IMO DC Specifications<sup>[73]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	Supply current					
	62.6 MHz		-	-	600	μA
	48 MHz		-	-	500	μA
	24 MHz – USB mode	With oscillator locking to USB bus	-	_	500	μA
	24 MHz – non USB mode		_	-	300	μA
	12 MHz		-	-	200	μA
	6 MHz		_	_	180	μA
	3 MHz		-	_	150	μA

## Figure 11-75. IMO Current vs. Frequency





## 11.9.4 kHz External Crystal Oscillator

# Table 11-83. kHzECO DC Specifications<sup>[78]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
I <sub>CC</sub>	Operating current	Low-power mode; CL = 6 pF	_	0.25	1.0	μA
DL	Drive level		_	_	1	μW

## Table 11-84. kHzECO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F	Frequency		-	32.768	-	kHz
T <sub>ON</sub>	Startup time	High power mode	_	1	_	S

## 11.9.5 External Clock Reference

## Table 11-85. External Clock Reference AC Specifications<sup>[78]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	External frequency range		0	-	33	MHz
	Input duty cycle range	Measured at V <sub>DDIO</sub> /2	30	50	70	%
	Input edge rate	V <sub>IL</sub> to V <sub>IH</sub>	0.51	_	_	V/ns

#### 11.9.6 Phase-Locked Loop

### Table 11-86. PLL DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
I <sub>DD</sub>	PLL operating current	In = 3 MHz, Out = 67 MHz	_	400	_	μA
		In = 3 MHz, Out = 24 MHz	-	200	-	μA

### Table 11-87. PLL AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Fpllin	PLL input frequency <sup>[79]</sup>		1	_	48	MHz
	PLL intermediate frequency <sup>[80]</sup>	Output of prescaler	1	_	3	MHz
Fpllout	PLL output frequency <sup>[79]</sup>		24	-	67	MHz
	Lock time at startup		_	_	250	μs
Jperiod-rms	Jitter (rms) <sup>[78]</sup>		-	-	250	ps

78. Based on device characterization (Not production tested).

79. This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL. 80. PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16.

Notes



# **12. Ordering Information**

In addition to the features listed in Table 12-1, every CY8C38 device includes: a precision on-chip voltage reference, precision oscillators, flash, ECC, DMA, a fixed function I<sup>2</sup>C, 4 KB trace RAM, JTAG/SWD programming and debug, external memory interface, and more. In addition to these features, the flexible UDBs and analog subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C38 derivatives incorporate device and flash security in user-selectable security levels; see the TRM for details.

Table 12-1	CY8C38 Family	/ with	Single C	vcle 8051
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Olligic O	

MCU Core						Analog									Digital				[83]			
Part Number	CPU Speed (MHz)	Flash (KB)	SRAM (KB)	EEPROM (KB)	LCD Segment Drive	ADC	DAC	Comparator	SC/CT Analog Blocks <sup>[81]</sup>	Opamps	DFB	CapSense	UDBs <sup>[82]</sup>	16-bit Timer/PWM	FS USB	CAN 2.0b	Total I/O	GPIO	SIO	USBIO	Package	JTAG ID <sup>[84]</sup>
32 KB Flash																						
CY8C3865AXI-019	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	5	>	20	4	>	I	72	62	8	2	100-pin TQFP	0×1E013069
CY8C3865LTI-014	67	32	4	1	5	20-bit Del-Sig	4	4	4	4	5	>	20	4	~	Ι	48	38	8	2	68-pin QFN	0×1E00E069
CY8C3865AXI-204	67	32	8	1	~	20-bit Del-Sig	2	0	0	0	-	~	16	4	~	-	72	62	8	2	100-pin TQFP	0x1E0CC069
CY8C3865LTI-205	67	32	8	1	~	20-bit Del-Sig	2	0	0	0	-	>	16	4	>	I	48	38	8	2	68-pin QFN	0x1E0CD069
64 KB Flash																						
CY8C3866LTI-067	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	~	1	31	25	4	2	48-pin QFN	0×1E043069
CY8C3866PVI-021	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	~	١	31	25	4	2	48-pin SSOP	0×1E015069
CY8C3866AXI-035	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	-	~	70	62	8	0	100-pin TQFP	0x1E023069
CY8C3866AXI-039	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	>	~	24	4	~	I	72	62	8	2	100-pin TQFP	0×1E027069
CY8C3866LTI-030	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	١	48	38	8	2	68-pin QFN	0×1E01E069
CY8C3866LTI-068	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	>	~	24	4	~	>	31	25	4	2	48-pin QFN	0×1E044069
CY8C3866AXI-040	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	2	72	62	8	2	100-pin TQFP	0×1E028069
CY8C3866PVI-070	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	-	~	29	25	4	0	48-pin SSOP	0×1E046069
CY8C3866AXI-206	67	64	8	2	~	20-bit Del-Sig	2	2	0	2	~	~	20	4	~	Ι	72	62	8	2	100-pin TQFP	0x1E0CE069
CY8C3866LTI-207	67	64	8	2	~	20-bit Del-Sig	2	2	0	2	~	~	20	4	~	1	48	38	8	2	68-pin QFN	0x1E0CF069
CY8C3866AXI-208	67	64	8	2	~	20-bit Del-Sig	2	2	2	2	~	~	24	4	~	~	72	62	8	2	100-pin TQFP	0x1E0D0069
CY8C3866LTI-209	67	64	8	2	~	20-bit Del-Sig	2	2	2	2	~	~	24	4	~	~	48	38	8	2	68-pin QFN	0x1E0D1069
CY8C3866FNI-210	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	~	48	38	8	2	72 WLCSP	0x1E0D2069

Notes

 Analog blocks support a variety of functionality including TIA, PGA, and mixers. See the Example Peripherals on page 44 for more information on how analog blocks can be used.

Be used.
 UDBs support a variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or multiple UDBs. Multiple functions can share a single UDB. See the Example Peripherals on page 44 for more information on how UDBs can be used.
 The I/O Count includes all types of digital I/O: GPIO, SIO, and the two USB I/O. See the I/O System and Routing on page 37 for details on the functionality of each of

these types of I/O.

<sup>84.</sup> The JTAG ID has three major fields. The most significant nibble (left digit) is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.



# **16. Document Conventions**

## 16.1 Units of Measure

## Table 16-1. Units of Measure

Symbol	Unit of Measure						
°C	degrees Celsius						
dB	decibels						
fF	femtofarads						
Hz	hertz						
KB	1024 bytes						
kbps	kilobits per second						
Khr	kilohours						
kHz	kilohertz						
kΩ	kilohms						
ksps	kilosamples per second						
LSB	least significant bit						
Mbps	megabits per second						
MHz	megahertz						
MΩ	megaohms						
Msps	megasamples per second						
μA	microamperes						
μF	microfarads						
μH	microhenrys						
μs	microseconds						
μV	microvolts						
μW	microwatts						
mA	milliamperes						
ms	milliseconds						
mV	millivolts						
nA	nanoamperes						
ns	nanoseconds						
nV	nanovolts						
Ω	ohms						
pF	picofarads						
ppm	parts per million						
ps	picoseconds						
S	seconds						
sps	samples per second						
sqrtHz	square root of hertz						
V	volts						



Description Document	Description Title: PSoC <sup>®</sup> 3: CY8C38 Family Datasheet Programmable System-on-Chip (PSoC <sup>®</sup> ) (continued) Document Number: 001-11729									
Revision	ECN	Submission Date	Orig. of Change	Description of Change						
Revision *K	ECN 2903576	Date 04/01/2010	<u>Change</u> MKEA	Description of ChangeUpdated Vb pin in PCB Schematic.Updated Tstartup parameter in AC Specifications table.Added Load regulation and Line regulation parameters to Inductive BoostRegulator DC Specifications table.Updated ( $_{CC}$ parameter in LCD Direct Drive DC Specs table.Updated $I_{OUT}$ parameter in LCD Direct Drive DC Specs table.Updated $I_{OUT}$ parameter in LCD Direct Drive DC Specs table.Updated Table 6-2 and Table 6-3.Added bullets on CapSense in page 1; added CapSense column in Section 12.Removed some references to footnote [1].Changed INO_Rn cycles from 3 to 2 (Table 4-1).Added pluties on CapSense in page 1; added CapSense column in Section 12.Removed some references to footnote [1].Changed INO_Rn cycles from 3 to 2 (Table 4-1).Added PLL intermediate frequency row with footnote in PLL AC Specs table.Added JDB subsection under 11.6 Digital Peripherals.Updated Figures 6-6. 6-8. 6-9.Updated LVD in Tables 6-2 and 6-3; modified Low-power modes bullet in page 1.Added note to Figures 2-5 and 6-2; Updated Figure 6-2 to add capacitors for V <sub>DDA</sub> and V <sub>DDD</sub> pins.Updated Doest converter section (6.2.2).Updated DR rows from Table 11-3.Removed IPOR rows from Table 11-28.Updated V <sub>REF</sub> specs in Table 11-21.Updated DAC uncompensated gain error in Table 11-25.Updated DAC uncompensated gain error in Table 11-24.Updated SNR condition in Table 11-73 and f_SWDCK values in Table 11-74.Updated SNR condition in Table 11-73 and f_SWDCK values in Table 11-74.Updated SNR condition in Table 11-20.<						
	umber: 001			Added condition to intermediate frequency row in Table 11-85. Added row to Table 11-69.						
Document N	umper: 001-'	11729 Rev. AF		TAdded brown out note to Section 11.8.1. Page 133 of 140						



# 18. Sales, Solutions, and Legal Information

## Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### Products

Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

# **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2006-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and other sont, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress paratry grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software in binary code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or systems, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-11729 Rev. AF

Revised June 27, 2016

ARM is a registered trademark, and Keil, and RealView are trademarks, of ARM Limited.