



Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

#### Details

Product Status	Active
Core Processor	8051
Core Size	8-Bit
Speed	67MHz
Connectivity	EBI/EMI, I <sup>2</sup> C, LINbus, SPI, UART/USART, USB
Peripherals	CapSense, DMA, LCD, POR, PWM, WDT
Number of I/O	38
Program Memory Size	64KB (64K x 8)
Program Memory Type	FLASH
EEPROM Size	2K x 8
RAM Size	8K x 8
Voltage - Supply (Vcc/Vdd)	1.71V ~ 5.5V
Data Converters	A/D 16x20b; D/A 2x8b
Oscillator Type	Internal
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	68-VFQFN Exposed Pad
Supplier Device Package	68-QFN (8x8)
Purchase URL	https://www.e-xfl.com/product-detail/infineon-technologies/cy8c3866lti-207

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



It also contains a separate, very low-power internal low-speed oscillator (ILO) for the sleep and watchdog timers. A 32.768-kHz external watch crystal is also supported for use in real-time clock (RTC) applications. The clocks, together with programmable clock dividers, provide the flexibility to integrate most timing requirements.

The CY8C38 family supports a wide supply operating range from 1.71 V to 5.5 V. This allows operation from regulated supplies such as  $1.8 V \pm 5\%$ ,  $2.5 V \pm 10\%$ ,  $3.3 V \pm 10\%$ , or  $5.0 V \pm 10\%$ , or directly from a wide range of battery types. In addition, it provides an integrated high efficiency synchronous boost converter that can power the device from supply voltages as low as 0.5 V. This enables the device to be powered directly from a single battery or solar cell. In addition, you can use the boost converter to generate other voltages required by the device, such as a 3.3-V supply for LCD glass drive. The boost's output is available on the VBOOST pin, allowing other devices in the application to be powered from the PSoC.

PSoC supports a wide range of low-power modes. These include a 200-nA hibernate mode with RAM retention and a  $1-\mu$ A sleep mode with RTC. In the second mode, the optional 32.768-kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low-power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 1.2 mA when the CPU is running at 6 MHz, or 0.8 mA running at 3 MHz.

The details of the PSoC power modes are covered in the "Power System" section on page 31 of this data sheet.

PSoC uses JTAG (4-wire) or SWD (2-wire) interfaces for programming, debug, and test. The 1-wire SWV may also be used for 'printf' style debugging. By combining SWD and SWV, you can implement a full debugging interface with just three pins. Using these standard interfaces you can debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. PSoC supports on-chip break points and 4-KB instruction and data race memory for debug. Details of the programming, test, and debugging interfaces are discussed in the "Programming, Debug Interfaces, Resources" section on page 65 of this data sheet.

# 2. Pinouts

Each VDDIO pin powers a specific set of I/O pins. (The USBIOs are powered from VDDD.) Using the VDDIO pins, a single PSoC can support multiple voltage levels, reducing the need for off-chip level shifters. The black lines drawn on the pinout diagrams in Figure 2-3 through Figure 2-6, as well as Table 2-1, show the pins that are powered by each VDDIO.

Each VDDIO may source up to 100 mA total to its associated I/O pins, as shown in Figure 2-1.

## Figure 2-1. VDDIO Current Limit



Conversely, for the 100-pin and 68-pin devices, the set of I/O pins associated with any VDDIO may sink up to 100 mA total, as shown in Figure 2-2.

## Figure 2-2. I/O Pins Current Limit



For the 48-pin devices, the set of I/O pins associated with VDDIO0 plus VDDIO2 may sink up to 100 mA total. The set of I/O pins associated with VDDIO1 plus VDDIO3 may sink up to a total of 100 mA.





# Figure 2-8. Example PCB Layout for 100-pin TQFP Part for Optimal Analog Performance

# 3. Pin Descriptions

# IDAC0, IDAC1, IDAC2, IDAC3

Low resistance output pin for high current DACs (IDAC).

## Opamp0OUT, Opamp1OUT, Opamp2OUT, Opamp3OUT

High current output of uncommitted opamp<sup>[11]</sup>.

## Extref0, Extref1

External reference input to the analog system.

## Opamp0–, Opamp1–, Opamp2–, Opamp3–

Inverting input to uncommitted opamp.

# Opamp0+, Opamp1+, Opamp2+, Opamp3+

Noninverting input to uncommitted opamp.

## GPIO

General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense<sup>[11]</sup>.

# I2C0: SCL, I2C1: SCL

 $I^2C$  SCL line providing wake from sleep on an address match. Any I/O pin can be used for  $I^2C$  SCL if wake from sleep is not required.

## I2C0: SDA, I2C1: SDA

 $I^2C$  SDA line providing wake from sleep on an address match. Any I/O pin can be used for  $I^2C$  SDA if wake from sleep is not required.

# IND

Inductor connection to boost pump.

# kHz XTAL: Xo, kHz XTAL: Xi

32.768-kHz crystal oscillator pin.

# MHz XTAL: Xo, MHz XTAL: Xi

4- to 25-MHz crystal oscillator pin.

# nTRST

Optional JTAG test reset programming and debug port connection to reset the JTAG connection.

## SIO

Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, analog comparator, high sink current, and high impedance state when the device is unpowered.

## SWDCK

Serial wire debug clock programming and debug port connection.

## **SWDIO**

Serial wire debug input and output programming and debug port connection.

# SWV

Single wire viewer debug output.

# тск

JTAG test clock programming and debug port connection.

# TDI

JTAG test data in programming and debug port connection.

# TDO

JTAG test data out programming and debug port connection.

#### Note

11. GPIOs with opamp outputs are not recommended for use with CapSense.



# Figure 4-1. DMA Timing Diagram



## 4.4.4.2 Auto Repeat DMA

Auto repeat DMA is typically used when a static pattern is repetitively read from system memory and written to a peripheral. This is done with a single TD that chains to itself.

## 4.4.4.3 Ping Pong DMA

A ping pong DMA case uses double buffering to allow one buffer to be filled by one client while another client is consuming the data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together so that each TD calls the opposite TD when complete.

## 4.4.4.4 Circular DMA

Circular DMA is similar to ping pong DMA except it contains more than two buffers. In this case there are multiple TDs; after the last TD is complete it chains back to the first TD.

## 4.4.4.5 Scatter Gather DMA

In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of the device and the packet elements, including the header, payload, and trailer, exist in various noncontiguous locations in memory. Scatter gather DMA allows the segments to be concatenated together by using multiple TDs in a chain. The chain gathers the data from the multiple locations. A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.

## 4.4.4.6 Packet Queuing DMA

Packet queuing DMA is similar to scatter gather DMA but specifically refers to packet protocols. With these protocols, there may be separate configuration, data, and status phases associated with sending or receiving a packet.

For instance, to transmit a packet, a memory mapped configuration register can be written inside a peripheral, specifying the overall length of the ensuing data phase. The CPU can set up this configuration information anywhere in system memory and copy it with a simple TD to the peripheral. After the configuration phase, a data phase TD (or a series of data phase TDs) can begin (potentially using scatter gather). When the data



phase TD(s) finish, a status phase TD can be invoked that reads some memory mapped status information from the peripheral and copies it to a location in system memory specified by the CPU for later inspection. Multiple sets of configuration, data, and status phase 'subchains' can be strung together to create larger chains that transmit multiple packets in this way. A similar concept exists in the opposite direction to receive the packets.

## 4.4.4.7 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD's configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD's configuration. This process repeats as often as necessary.

# 4.5 Interrupt Controller

The interrupt controller provides a mechanism for hardware resources to change program execution to a new address, independent of the current task being executed by the main code. The interrupt controller provides enhanced features not found on original 8051 interrupt controllers:

- Thirty-two interrupt vectors
- Jumps directly to ISR anywhere in code space with dynamic vector addresses
- Multiple sources for each vector
- Flexible interrupt to vector matching
- Each interrupt vector is independently enabled or disabled
- Each interrupt can be dynamically assigned one of eight priorities
- Eight level nestable interrupts
- Multiple I/O interrupt vectors
- Software can send interrupts
- Software can clear pending interrupts

Figure 4-2 on page 20 represents typical flow of events when an interrupt triggered. Figure 4-3 on page 21 shows the interrupt structure and priority polling.





# Figure 4-2. Interrupt Processing Timing Diagram

# Notes

- 1: Interrupt triggered asynchronous to the clock
- 2: The PEND bit is set on next active clock edge to indicate the interrupt arrival
- 3: POST bit is set following the PEND bit
- 4: Interrupt request and the interrupt number sent to CPU core after evaluation priority (Takes 3 clocks)
- 5: ISR address is posted to CPU core for branching
- 6: CPU acknowledges the interrupt request
- 7: ISR address is read by CPU for branching
- 8, 9: PEND and POST bits are cleared respectively after receiving the IRA from core
- 10: IRA bit is cleared after completing the current instruction and starting the instruction execution from ISR location (Takes 7 cycles)
- 11: IRC is set to indicate the completion of ISR, Active int. status is restored with previous status
- The total interrupt latency (ISR execution)
  - = POST + PEND + IRQ + IRA + Completing current instruction and branching
  - = 1+1+1+2+7 cycles

= 12 cycles



# Table 4-8. Interrupt Vector Table

#	Fixed Function	DMA	UDB
0	LVD	phub_termout0[0]	udb_intr[0]
1	Cache/ECC	phub_termout0[1]	udb_intr[1]
2	Reserved	phub_termout0[2]	udb_intr[2]
3	Sleep (Pwr Mgr)	phub_termout0[3]	udb_intr[3]
4	PICU[0]	phub_termout0[4]	udb_intr[4]
5	PICU[1]	phub_termout0[5]	udb_intr[5]
6	PICU[2]	phub_termout0[6]	udb_intr[6]
7	PICU[3]	phub_termout0[7]	udb_intr[7]
8	PICU[4]	phub_termout0[8]	udb_intr[8]
9	PICU[5]	phub_termout0[9]	udb_intr[9]
10	PICU[6]	phub_termout0[10]	udb_intr[10]
11	PICU[12]	phub_termout0[11]	udb_intr[11]
12	PICU[15]	phub_termout0[12]	udb_intr[12]
13	Comparators Combined	phub_termout0[13]	udb_intr[13]
14	Switched Caps Combined	phub_termout0[14]	udb_intr[14]
15	l <sup>2</sup> C	phub_termout0[15]	udb_intr[15]
16	CAN	phub_termout1[0]	udb_intr[16]
17	Timer/Counter0	phub_termout1[1]	udb_intr[17]
18	Timer/Counter1	phub_termout1[2]	udb_intr[18]
19	Timer/Counter2	phub_termout1[3]	udb_intr[19]
20	Timer/Counter3	phub_termout1[4]	udb_intr[20]
21	USB SOF Int	phub_termout1[5]	udb_intr[21]
22	USB Arb Int	phub_termout1[6]	udb_intr[22]
23	USB Bus Int	phub_termout1[7]	udb_intr[23]
24	USB Endpoint[0]	phub_termout1[8]	udb_intr[24]
25	USB Endpoint Data	phub_termout1[9]	udb_intr[25]
26	Reserved	phub_termout1[10]	udb_intr[26]
27	LCD	phub_termout1[11]	udb_intr[27]
28	DFB Int	phub_termout1[12]	udb_intr[28]
29	Decimator Int	phub_termout1[13]	udb_intr[29]
30	PHUB Error Int	phub_termout1[14]	udb_intr[30]
31	EEPROM Fault Int	phub_termout1[15]	udb_intr[31]



# 5.7 Memory Map

The CY8C38 8051 memory map is very similar to the MCS-51 memory map.

## 5.7.1 Code Space

The CY8C38 8051 code space is 64 KB. Only main flash exists in this space. See the Flash Program Memory on page 23.

## 5.7.2 Internal Data Space

The CY8C38 8051 internal data space is 384 bytes, compressed within a 256-byte space. This space consists of 256 bytes of RAM (in addition to the SRAM mentioned in Static RAM on page 23) and a 128-byte space for special function registers (SFR). See Figure 5-2. The lowest 32 bytes are used for 4 banks of registers R0-R7. The next 16 bytes are bit-addressable.

## Figure 5-2. 8051 Internal Data Space



In addition to the register or bit address modes used with the lower 48 bytes, the lower 128 bytes can be accessed with direct or indirect addressing. With direct addressing mode, the upper 128 bytes map to the SFRs. With indirect addressing mode, the upper 128 bytes map to RAM. Stack operations use indirect addressing; the 8051 stack space is 256 bytes. See the "Addressing Modes" section on page 13.

# 5.7.3 SFRs

The SFR space provides access to frequently accessed registers. The memory map for the SFR memory space is shown in Table 5-4.

Address	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0×F8	SFRPRT15DR	SFRPRT15PS	SFRPRT15SEL	-	-	-	-	-
0×F0	В	-	SFRPRT12SEL	-	-	-	-	-
0×E8	SFRPRT12DR	SFRPRT12PS	MXAX	-	-	-	-	-
0×E0	ACC	-	-	-	-	-	-	-
0×D8	SFRPRT6DR	SFRPRT6PS	SFRPRT6SEL	-	-	-	-	-
0×D0	PSW	-	-	-	-	-	-	-
0×C8	SFRPRT5DR	SFRPRT5PS	SFRPRT5SEL	-	-	-	-	-
0×C0	SFRPRT4DR	SFRPRT4PS	SFRPRT4SEL	-	-	-	-	-
0×B8				-	-	-	-	-
0×B0	SFRPRT3DR	SFRPRT3PS	SFRPRT3SEL	-	-	-	-	-
0×A8	IE	-	-	-	-	-	-	-
0×A0	P2AX	-	SFRPRT1SEL	-	-	-	-	-
0×98	SFRPRT2DR	SFRPRT2PS	SFRPRT2SEL	-	-	-	-	-
0×90	SFRPRT1DR	SFRPRT1PS	-	DPX0	-	DPX1	-	-
0×88	-	SFRPRT0PS	SFRPRT0SEL	-	-	-	-	-
0×80	SFRPRT0DR	SP	DPL0	DPH0	DPL1	DPH1	DPS	-

# Table 5-4. SFR Map

The CY8C38 family provides the standard set of registers found on industry standard 8051 devices. In addition, the CY8C38 devices add SFRs to provide direct access to the I/O ports on the device. The following sections describe the SFRs added to the CY8C38 family.



# 7. Digital Subsystem

The digital programmable system creates application specific combinations of both standard and advanced digital peripherals and custom logic functions. These peripherals and logic are then interconnected to each other and to any pin on the device, providing a high level of design flexibility and IP security.

The features of the digital programmable system are outlined here to provide an overview of capabilities and architecture. You do not need to interact directly with the programmable digital system at the hardware and register level. PSoC Creator provides a high level schematic capture graphical interface to automatically place and route resources similar to PLDs.

The main components of the digital programmable system are:

- UDB These form the core functionality of the digital programmable system. UDBs are a collection of uncommitted logic (PLD) and structural logic (Datapath) optimized to create all common embedded peripherals and customized functionality that are application or design specific.
- Universal digital block array UDB blocks are arrayed within a matrix of programmable interconnect. The UDB array structure is homogeneous and allows for flexible mapping of digital functions onto the array. The array supports extensive and flexible routing interconnects between UDBs and the Digital System Interconnect.
- Digital system interconnect (DSI) Digital signals from UDBs, fixed function peripherals, I/O pins, interrupts, DMA, and other system core signals are attached to the digital system interconnect to implement full featured device connectivity. The DSI allows any digital function to any pin or other feature routability when used with the universal digital block array.

#### Figure 7-1. CY8C38 Digital Programmable Architecture



# 7.1 Example Peripherals

The flexibility of the CY8C38 family's UDBs and analog blocks allow the user to create a wide range of components (peripherals). The most common peripherals were built and characterized by Cypress and are shown in the PSoC Creator component catalog, however, users may also create their own custom components using PSoC Creator. Using PSoC Creator, users may also create their own components for reuse within their organization, for example sensor interfaces, proprietary algorithms, and display interfaces.

The number of components available through PSoC Creator is too numerous to list in the data sheet, and the list is always growing. An example of a component available for use in CY8C38 family, but, not explicitly called out in this data sheet is the UART component.

#### 7.1.1 Example Digital Components

The following is a sample of the digital components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (UDBs, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- Communications
  - □ I<sup>2</sup>C
  - u UART
  - 🛛 SPI
- Functions
  - B EMIF
  - □ PWMs
  - Timers
  - Counters
- Logic
  - NOT
  - ם OR
  - D XOR
  - ם AND

## 7.1.2 Example Analog Components

The following is a sample of the analog components available in PSoC Creator for the CY8C38 family. The exact amount of hardware resources (SC/CT blocks, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- Amplifiers
- □ TIA
- D PGA
- □ opamp
- ADC
- Delta-sigma
- DACs
- Current
- □ Voltage
- Comparators
- Mixers



# 7.2 Universal Digital Block

The UDB represents an evolutionary step to the next generation of PSoC embedded digital peripheral functionality. The architecture in first generation PSoC digital blocks provides coarse programmability in which a few fixed functions with a small number of options are available. The new UDB architecture is the optimal balance between configuration granularity and efficient implementation. A cornerstone of this approach is to provide the ability to customize the devices digital operation to match application requirements.

To achieve this, UDBs consist of a combination of uncommitted logic (PLD), structured logic (Datapath), and a flexible routing scheme to provide interconnect between these elements, I/O connections, and other peripherals. UDB functionality ranges from simple self contained functions that are implemented in one UDB, or even a portion of a UDB (unused resources are available for other functions), to more complex functions that require multiple UDBs. Examples of basic functions are timers, counters, CRC generators, PWMs, dead band generators, and communications functions, such as UARTs, SPI, and I<sup>2</sup>C. Also, the PLD blocks and connectivity provide full featured general purpose programmable logic within the limits of the available resources.

# Figure 7-2. UDB Block Diagram



Routing Channel

The main component blocks of the UDB are:

- PLD blocks There are two small PLDs per UDB. These blocks take inputs from the routing array and form registered or combinational sum-of-products logic. PLDs are used to implement state machines, state bits, and combinational logic equations. PLD configuration is automatically generated from graphical primitives.
- Datapath module This 8-bit wide datapath contains structured logic to implement a dynamically configurable ALU, a variety of compare configurations and condition generation. This block also contains input/output FIFOs, which are the primary parallel data interface between the CPU/DMA system and the UDB.

- Status and control module The primary role of this block is to provide a way for CPU firmware to interact and synchronize with UDB operation.
- Clock and reset module This block provides the UDB clocks and reset selection and control.

## 7.2.1 PLD Module

The primary purpose of the PLD blocks is to implement logic expressions, state machines, sequencers, lookup tables, and decoders. In the simplest use model, consider the PLD blocks as a standalone resource onto which general purpose RTL is synthesized and mapped. The more common and efficient use model is to create digital functions from a combination of PLD and datapath blocks, where the PLD implements only the random logic and state portion of the function while the datapath (ALU) implements the more structured elements.

## Figure 7-3. PLD 12C4 Structure



One 12C4 PLD block is shown in Figure 7-3. This PLD has 12 inputs, which feed across eight product terms. Each product term (AND function) can be from 1 to 12 inputs wide, and in a given product term, the true (T) or complement (C) of each input can be selected. The product terms are summed (OR function) to create the PLD outputs. A sum can be from 1 to 8 product terms wide. The 'C' in 12C4 indicates that the width of the OR gate (in this case 8) is constant across all outputs (rather than variable as in a 22V10 device). This PLA like structure gives maximum flexibility and insures that all inputs and outputs are permutable for ease of allocation by the software tools. There are two 12C4 PLDs in each UDB.



# 11. Electrical Specifications

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component data sheets for full AC/DC specifications of individual functions. See the "Example Peripherals" section on page 44 for further explanation of PSoC Creator components.

# 11.1 Absolute Maximum Ratings

Table 11-1. Absolute Maximum Ratings DC Specifications	Table 11-1.	<b>Absolute Maximum</b>	Ratings DC S	pecifications <sup>[18]</sup>
--	-------------	-------------------------	--------------	-------------------------------

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>DDA</sub>	Analog supply voltage relative to V <sub>SSA</sub>		-0.5	_	6	V
V <sub>DDD</sub>	Digital supply voltage relative to V <sub>SSD</sub>		-0.5	_	6	V
V <sub>DDIO</sub>	I/O supply voltage relative to $V_{SSD}$		-0.5	-	6	V
V <sub>CCA</sub>	Direct analog core voltage input		-0.5	-	1.95	V
V <sub>CCD</sub>	Direct digital core voltage input		-0.5	-	1.95	V
V <sub>SSA</sub>	Analog ground voltage		V <sub>SSD</sub> – 0.5	_	V <sub>SSD</sub> + 0.5	V
V <sub>GPIO</sub> <sup>[19]</sup>	DC input voltage on GPIO	Includes signals sourced by $V_{\text{DDA}}$ and routed internal to the pin	V <sub>SSD</sub> – 0.5	_	V <sub>DDIO</sub> + 0.5	V
V <sub>SIO</sub>	DC input voltage on SIO	Output disabled	$V_{SSD} - 0.5$	-	7	V
		Output enabled	$V_{SSD} - 0.5$	-	6	V
V <sub>IND</sub>	Voltage at boost converter input		0.5	-	5.5	V
V <sub>BAT</sub>	Boost converter supply		$V_{SSD} - 0.5$	-	5.5	V
I <sub>VDDIO</sub>	Current per V <sub>DDIO</sub> supply pin		_	-	100	mA
I <sub>GPIO</sub>	GPIO current		-30	-	41	mA
I <sub>SIO</sub>	SIO current		-49	_	28	mA
IUSBIO	USBIO current		-56	-	59	mA
V <sub>EXTREF</sub>	ADC external reference inputs	Pins P0[3], P3[2]	-	-	2	V
LU	Latch up current <sup>[20]</sup>		-140	_	140	mA
ESD	Electrostatic discharge voltage,	V <sub>SSA</sub> tied to V <sub>SSD</sub>	2200	_	_	V
	Human body model	$V_{\rm SSA}$ not tied to $V_{\rm SSD}$	750	_	_	V
ESD <sub>CDM</sub>	Electrostatic discharge voltage, Charge device model		500	_	-	V

Notes

Usage above the absolute maximum conditions listed in Table 11-1 may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.
 The V<sub>DDIO</sub> supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin ≤ V<sub>DDIO</sub> ≤ V<sub>DDA</sub>.
 Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test.



# **11.2 Device Level Specifications**

Specifications are valid for –40  $^{\circ}C \le T_A \le 85 ^{\circ}C$  and  $T_J \le 100 ^{\circ}C$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.2.1 Device Level Specifications

# Table 11-2. DC Specifications

Parameter	Description	Conditions		Min	Typ <sup>[25]</sup>	Max	Units
V <sub>DDA</sub>	Analog supply voltage and input to analog core regulator	Analog core regulat	or enabled	1.8	-	5.5	V
V <sub>DDA</sub>	Analog supply voltage, analog regulator bypassed	Analog core regulator disabled		1.71	1.8	1.89	V
Vaaa		Digital core regulator enabled		1.8	-	V <sub>DDA</sub> <sup>[21]</sup>	V
⊻טטט				-	-	V <sub>DDA</sub> + 0.1 <sup>[27]</sup>	v
V <sub>DDD</sub>	Digital supply voltage, digital regulator bypassed	Digital core regulato	or disabled	1.71	1.8	1.89	V
Vpp10 <sup>[22]</sup>	I/O supply voltage relative to Vocio			1.71	_	V <sub>DDA</sub> <sup>[21]</sup>	V
				-	-	V <sub>DDA</sub> + 0.1 <sup>[27]</sup>	v
V <sub>CCA</sub>	Direct analog core voltage input (Analog regulator bypass)	Analog core regulat	or disabled	1.71	1.8	1.89	V
V <sub>CCD</sub>	Direct digital core voltage input (Digital regulator bypass)	Digital core regulato	or disabled	1.71	1.8	1.89	V
	Active Mode						
	Only IMO and CPU clock anabled CPU	V <sub>DDX</sub> = 2.7 V – 5.5	T = -40 °C	-	1.2	2.9	
	executing simple loop from instruction buffer.	V;	T = 25 °C	-	1.2	3.1	
		$F_{CPU} = 6 \text{ MHZ}^{[-3]}$	T = 85 °C	-	4.9	7.7	
		$V_{DDX} = 2.7 V - 5.5$	T = -40 °C	-	1.3	2.9	
		V; E3 MH <sub>7</sub> [26]	T = 25 °C	_	1.6	3.2	
			1 = 85 °C	-	4.8	7.5	-
		V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 6 MHz	1 = -40 °C	-	2.1	3.7	
			$T = 25^{\circ}C$	-	2.3 5.6	3.9	
				_	0.0 2.5	0.D	
I <sub>DD</sub> <sup>[23, 24]</sup>		V <sub>DDX</sub> = 2.7 V –	T = 25 °C	_	3.0	5.2	m۸
	INO anabled hus cleak and CDU cleak	$F_{CPU} = 12 \text{ MHz}^{[26]}$	$T = 25^{\circ}C$		3.0 7.1	0.8	ША
	enabled. CPU executing program from flash.	-0.7	T = -40 °C	_	6.3	8.0	
		$v_{DDX} = 2.7 v_{-}$	T = 25 °C	_	6.6	8.3	
		$F_{CPU} = 24 \text{ MHz}^{[26]}$	T = 85 °C	_	10	13	
		$V_{} = 27 V_{} 55$	T = -40 °C	_	11.5	13.5	
		V <sub>DDX</sub> - 2.7 V - 3.3 V;	T = 25 °C	_	12	14	
		F <sub>CPU</sub> = 48 MHz <sup>[26]</sup>	T = 85 °C	-	15.5	18.5	
		$V_{DDX} = 2.7 V - 5.5$	T = -40 °C	-	16	18	
		V;	T = 25 °C	-	16	18	
		F <sub>CPU</sub> = 62 MHz	T = 85 °C	-	19.5	23	

#### Notes

Notes
 21. The power supplies can be brought up in any sequence however once stable V<sub>DDA</sub> must be greater than or equal to all other supplies.
 22. The V<sub>DDIO</sub> supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin ≤ V<sub>DDIO</sub> ≤ V<sub>DDA</sub>.
 23. Total current for all power domains: digital (I<sub>DDD</sub>), analog (I<sub>DDA</sub>), and I/Os (I<sub>DDIO0, 1, 2, 3</sub>). Boost not included. All I/Os floating.
 24. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective datasheets, available in PSoC Creator, the integrated design environment. To estimate total current, find the CPU current at the frequency of interest and add peripheral currents for your particular system from the device datasheet and component datasheets.

25. V<sub>DDX</sub> = 3.3 V.

26. Based on device specifications (not production tested).
 27. Guaranteed by design, not production tested.



# 11.4.2 SIO

# Table 11-11. SIO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vinmax	Maximum input voltage	All allowed values of $V_{DDIO}$ and $V_{DDD}$ , see Section 11.1	-	-	5.5	V
Vinref	Input voltage reference (Differential input mode)		0.5	-	$0.52 \times V_{DDIO}$	V
	Output voltage reference (Regulat	ed output mode)	L			
Voutref		V <sub>DDIO</sub> > 3.7	1	-	V <sub>DDIO</sub> – 1	V
		V <sub>DDIO</sub> < 3.7	1	_	V <sub>DDIO</sub> – 0.5	V
	Input voltage high threshold					
V <sub>IH</sub>	GPIO mode	CMOS input	$0.7 \times V_{DDIO}$	-	-	V
	Differential input mode <sup>[42]</sup>	Hysteresis disabled	SIO_ref + 0.2	-	_	V
	Input voltage low threshold	1			I	
V <sub>IL</sub>	GPIO mode	CMOS input	_	-	$0.3 \times V_{DDIO}$	V
	Differential input mode <sup>[42]</sup>	Hysteresis disabled	_	-	SIO_ref - 0.2	V
	Output voltage high	1	I		I	
N/	Unregulated mode	I <sub>OH</sub> = 4 mA, V <sub>DDIO</sub> = 3.3 V	V <sub>DDIO</sub> – 0.4	-	_	V
VOH	Regulated mode <sup>[42]</sup>	I <sub>OH</sub> = 1 mA	SIO_ref-0.65	-	SIO_ref + 0.2	V
	Regulated mode <sup>[42]</sup>	I <sub>OH</sub> = 0.1 mA	SIO_ref - 0.3	-	SIO_ref + 0.2	V
V <sub>OL</sub>	Output voltage low	V <sub>DDIO</sub> = 3.30 V, I <sub>OL</sub> = 25 mA	-	-	0.8	V
		V <sub>DDIO</sub> = 3.30 V, I <sub>OL</sub> = 20 mA	_	-	0.4	V
		V <sub>DDIO</sub> = 1.80 V, I <sub>OL</sub> = 4 mA	_	_	0.4	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	kΩ
Rpulldown	Pull-down resistor		3.5	5.6	8.5	kΩ
IIL	Input leakage current (Absolute value) <sup>[43]</sup>					
	V <sub>IH</sub> ≤ Vddsio	25 °C, Vddsio = $3.0 \text{ V}$ , $\text{V}_{\text{IH}}$ = $3.0 \text{ V}$	_	_	14	nA
	V <sub>IH</sub> > Vddsio	25 °C, Vddsio = 0 V, $V_{IH}$ = 3.0 V	_	-	10	μA
C <sub>IN</sub>	Input Capacitance <sup>[43]</sup>		_	_	7	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[43]</sup>	Single ended mode (GPIO mode)	-	40	_	mV
		Differential mode	_	35	-	mV
Idiode	Current through protection diode to $V_{\mbox{SSIO}}$		-	-	100	μA

42. See Figure 6-10 on page 39 and Figure 6-13 on page 43 for more information on SIO reference.
43. Based on device characterization (Not production tested).



# Table 11-12. SIO AC Specifications (continued)

Parameter	Description	Conditions	Min	Тур	Max	Units
	SIO output operating frequency					
	2.7 V < V <sub>DDIO</sub> < 5.5 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	-	-	33	MHz
Fsioout	1.71 V < V <sub>DDIO</sub> < 2.7 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	_	-	16	MHz
	$3.3 V < V_{DDIO} < 5.5 V$ , Unregulated output (GPIO) mode, slow strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	_	_	5	MHz
	$1.71 V < V_{DDIO} < 3.3 V$ , Unregulated output (GPIO) mode, slow strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	_	_	4	MHz
	$2.7 V < V_{DDIO} < 5.5 V$ , Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	-	-	20	MHz
	$1.71 V < V_{DDIO} < 2.7 V$ , Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	_	_	10	MHz
	$1.71 \text{ V} < \text{V}_{\text{DDIO}} < 5.5 \text{ V}$ , Regulated output mode, slow strong drive mode	Output continuously switching into 25 pF	_	_	2.5	MHz
Esioin	SIO input operating frequency					
	1.71 V <u>&lt;</u> V <sub>DDIO</sub> <u>&lt;</u> 5.5 V	90/10% V <sub>DDIO</sub>	_	_	33	MHz

# Figure 11-20. SIO Output Rise and Fall Times, Fast Strong Mode, $V_{DDIO}$ = 3.3 V, 25 pF Load



Figure 11-21. SIO Output Rise and Fall Times, Slow Strong Mode,  $\rm V_{DDIO}$  = 3.3 V, 25 pF Load





# 11.4.4 XRES

# Table 11-17. XRES DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>IH</sub>	Input voltage high threshold		$0.7 \times V_{DDIO}$	_	-	V
V <sub>IL</sub>	Input voltage low threshold		-	_	$0.3 \times V_{DDIO}$	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	kΩ
C <sub>IN</sub>	Input capacitance <sup>[46]</sup>		-	3	-	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[46]</sup>		-	100	-	mV
Idiode	Current through protection diode to $V_{DDIO}$ and $V_{SSIO}$		—	_	100	μA

## Table 11-18. XRES AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
T <sub>RESET</sub>	Reset pulse width		1	_	_	μs

# 11.5 Analog Peripherals

Specifications are valid for –40 °C  $\leq$  T<sub>A</sub>  $\leq$  85 °C and T<sub>J</sub>  $\leq$  100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

# 11.5.1 Opamp

# Table 11-19. Opamp DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
VI	Input voltage range		V <sub>SSA</sub>	-	V <sub>DDA</sub>	V
V <sub>OS</sub>	Input offset voltage		-	-	2.5	mV
		Operating temperature –40 °C to 70 °C	-	_	2	mV
TCV <sub>OS</sub>	Input offset voltage drift with temperature	Power mode = high	-	_	±30	µV/ °C
Ge1	Gain error, unity gain buffer mode	Rload = 1 kΩ	-	_	±0.1	%
C <sub>IN</sub>	Input capacitance	Routing from pin	-	-	18	pF
Vo	Output voltage range	1 mA, source or sink, power mode = high	V <sub>SSA</sub> + 0.05	_	V <sub>DDA</sub> – 0.05	V
I <sub>OUT</sub>	Output current capability, source or sink	$V_{SSA}$ + 500 mV $\leq$ Vout $\leq$ V <sub>DDA</sub> -500 mV, V <sub>DDA</sub> > 2.7 V	25	_	-	mA
		$\label{eq:VSSA} \begin{array}{l} V_{SSA} \mbox{ + 500 mV} \leq \mbox{Vout} \leq \mbox{V}_{DDA} \\ -500 \mbox{ mV}, \mbox{ 1.7 V} \mbox{ = } \mbox{V}_{DDA} \leq \mbox{ 2.7 V} \end{array}$	16	_	-	mA
I <sub>DD</sub>	Quiescent current	Power mode = min	-	250	400	uA
		Power mode = low	-	250	400	uA
		Power mode = med	-	330	950	uA
		Power mode = high	-	1000	2500	uA
CMRR	Common mode rejection ratio		80	-	-	dB
PSRR	Power supply rejection ratio	$V_{DDA} \ge 2.7 V$	85	-	-	dB
		V <sub>DDA</sub> < 2.7 V	70	-	-	dB
I <sub>IB</sub>	Input bias current <sup>[46]</sup>	25 °C	-	10	-	pА

#### Note

46. Based on device characterization (Not production tested).





Population Rite	Conti	nuous	Multi-	Sample	Multi-Sar	nple Turbo
Resolution, Bits	Min	Max	Min	Max	Min	Max
8	8000	384000	1911	91701	1829	87771
9	6400	307200	1543	74024	1489	71441
10	5566	267130	1348	64673	1307	62693
11	4741	227555	1154	55351	1123	53894
12	4000	192000	978	46900	956	45850
13	3283	157538	806	38641	791	37925
14	2783	133565	685	32855	674	32336
15	2371	113777	585	28054	577	27675
16	2000	48000	495	11861	489	11725
17	500	12000	124	2965	282	6766
18	125	3000	31	741	105	2513
19	16	375	4	93	15	357
20	8	187.5	2	46	8	183

# Table 11-23. Delta-sigma ADC Sample Rates, Range = ±1.024 V

Figure 11-33. Delta-sigma ADC IDD vs sps, Range = ±1.024 V, Figure 11-34. Delta-sigma ADC Noise Histogram, 1000 Continuous Sample Mode, Input Buffer Bypassed



Figure 11-35. Delta-sigma ADC Noise Histogram, 1000 Samples, 16-bit, 48 ksps, Ext Ref, V<sub>IN</sub> = V<sub>REF</sub>/2, Range = ±1.024 V



Samples, 20-Bit, 187 sps, Ext Ref, V<sub>IN</sub> = V<sub>REF</sub>/2, Range = ±1.024 V



Figure 11-36. Delta-sigma ADC Noise Histogram, 1000 Samples, 16-bit, 48 ksps, Int Ref, V<sub>IN</sub> = V<sub>REF</sub>/2, Range = ±1.024 V







Figure 11-43. IDAC DNL vs Input Code, Range = 255  $\mu\text{A},$  Source Mode



Figure 11-45. IDAC INL vs Temperature, Range = 255  $\mu A,$  High speed mode



Figure 11-47. IDAC Full Scale Error vs Temperature, Range = 255 μA, Source Mode



Figure 11-44. IDAC DNL vs Input Code, Range = 255  $\mu$ A, Sink Mode



Figure 11-46. IDAC DNL vs Temperature, Range = 255  $\mu$ A, High speed mode









# 11.5.10 Programmable Gain Amplifier

The PGA is created using a SC/CT analog block; see the PGA component data sheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, operating conditions are:

- Operating temperature = 25 °C for typical values
- Unless otherwise specified, all charts and graphs show typical values

## Table 11-40. PGA DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Vin	Input voltage range	Power mode = minimum	Vssa	-	V <sub>DDA</sub>	V
Vos	Input offset voltage	voltage Power mode = high, – gain = 1			10	mV
TCVos	Input offset voltage drift with temperature	Power mode = high, gain = 1	Power mode = high, – – – – gain = 1			
Ge1	Gain error, gain = 1		-	-	±0.15	%
Ge16	Gain error, gain = 16		-	-	±2.5	%
Ge50	Gain error, gain = 50		-	-	±5	%
Vonl	DC output nonlinearity	Gain = 1	-	-	±0.01	% of FSR
Cin	Input capacitance		-	-	7	pF
Voh	Output voltage swing	Power mode = high, gain = 1, Rload = 100 k $\Omega$ to V <sub>DDA</sub> / 2	V <sub>DDA</sub> -0.15	-	-	V
Vol	Output voltage swing	Power mode = high, gain = 1, Rload = 100 k $\Omega$ to V <sub>DDA</sub> / 2	-	-	V <sub>SSA</sub> + 0.15	V
Vsrc	Output voltage under load	lload = 250 $\mu$ A, V <sub>DDA</sub> $\geq$ 2.7V, power mode = high	-	-	300	mV
ldd	Operating current	Power mode = high	-	1.5	1.65	mA
PSRR	Power supply rejection ratio		48	-	-	dB

Figure 11-67. PGA Voffset Histogram, 4096 samples/ 1024 parts





# 11.6.7 USB

# Table 11-57. USB DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
V <sub>USB_5</sub>	Device supply (V <sub>DDD</sub> ) for USB operation	USB configured, USB regulator enabled	4.35	-	5.25	V
V <sub>USB_3.3</sub>		USB configured, USB regulator bypassed	3.15	_	3.6	V
V <sub>USB_3</sub>		USB configured, USB regulator bypassed <sup>[60]</sup>	2.85	-	3.6	V
IUSB_Configured	Device supply current in device	V <sub>DDD</sub> = 5 V, F <sub>CPU</sub> = 1.5 MHz	-	10	-	mA
	active mode, bus clock and IMO = 24 MHz	V <sub>DDD</sub> = 3.3 V, F <sub>CPU</sub> = 1.5 MHz	-	8	-	mA
IUSB_Suspended	Device supply current in device sleep mode	V <sub>DDD</sub> = 5 V, connected to USB host, PICU configured to wake on USB resume signal	-	0.5	-	mA
		V <sub>DDD</sub> = 5 V, disconnected from USB host	-	0.3	-	mA
		V <sub>DDD</sub> = 3.3 V, connected to USB host, PICU configured to wake on USB resume signal	-	0.5	-	mA
		V <sub>DDD</sub> = 3.3 V, disconnected from USB host	-	0.3	_	mA

# 11.6.8 Universal Digital Blocks (UDBs)

PSoC Creator provides a library of prebuilt and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. See the component data sheets in PSoC Creator for full AC/DC specifications, APIs, and example code.

## Table 11-58. UDB AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
Datapath Per	formance					
F <sub>MAX_TIMER</sub>	Maximum frequency of 16-bit timer in a UDB pair		_	_	67.01	MHz
F <sub>MAX_ADDER</sub>	Maximum frequency of 16-bit adder in a UDB pair		_	_	67.01	MHz
F <sub>MAX_CRC</sub>	Maximum frequency of 16-bit CRC/PRS in a UDB pair		_	_	67.01	MHz
PLD Perform	ance					
F <sub>MAX_PLD</sub>	Maximum frequency of a two-pass PLD function in a UDB pair		-	-	67.01	MHz
Clock to Outp	but Performance					
<sup>t</sup> CLK_OUT	Propagation delay for clock in to data out, see Figure 11-70.	25 °C, V <sub>DDD</sub> ≥ 2.7 V	_	20	25	ns
<sup>t</sup> CLK_OUT	Propagation delay for clock in to data out, see Figure 11-70.	Worst-case placement, routing, and pin selection	_	_	55	ns

Note 60. Rise/fall time matching (TR) not guaranteed, see USB Driver AC Specifications on page 87.



# 11.9.2 Internal Low-Speed Oscillator

# Table 11-79. ILO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
	Operating current <sup>[76]</sup>	F <sub>OUT</sub> = 1 kHz	_	_	1.7	μA
I <sub>CC</sub>		F <sub>OUT</sub> = 33 kHz	-	_	2.6	μA
		F <sub>OUT</sub> = 100 kHz	_	_	2.6	μA
	Leakage current <sup>[76]</sup>	Power down mode	_	_	15	nA

# Table 11-80. ILO AC Specifications<sup>[77]</sup>

Parameter	Description	Conditions	Min	Тур	Max	Units
	Startup time, all frequencies	Turbo mode	-	-	2	ms
F <sub>ILO</sub>	ILO frequencies					
	100 kHz		45	100	200	kHz
	1 kHz		0.5	1	2	kHz

# Figure 11-78. ILO Frequency Variation vs. Temperature



# Figure 11-79. ILO Frequency Variation vs. V<sub>DD</sub>



# 11.9.3 MHz External Crystal Oscillator

For more information on crystal or ceramic resonator selection for the MHzECO, refer to application note AN54439: PSoC 3 and PSoC 5 External Oscillators.

## Table 11-81. MHzECO DC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
I <sub>CC</sub>	Operating current <sup>[77]</sup>	13.56 MHz crystal	-	3.8	-	mA

# Table 11-82. MHzECO AC Specifications

Parameter	Description	Conditions	Min	Тур	Max	Units
F	Crystal frequency range		4	-	25	MHz

Note

76. This value is calculated, not measured.

77. Based on device characterization (Not production tested).



# **12. Ordering Information**

In addition to the features listed in Table 12-1, every CY8C38 device includes: a precision on-chip voltage reference, precision oscillators, flash, ECC, DMA, a fixed function I<sup>2</sup>C, 4 KB trace RAM, JTAG/SWD programming and debug, external memory interface, and more. In addition to these features, the flexible UDBs and analog subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C38 derivatives incorporate device and flash security in user-selectable security levels; see the TRM for details.

Table 12-1	CY8C38 Family	/ with	Single C	vcle 8051
		, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Olligic O	

		MCU	Cor	е			An	alog						Dig	jital			I/O	[83]			
Part Number	CPU Speed (MHz)	Flash (KB)	SRAM (KB)	EEPROM (KB)	LCD Segment Drive	ADC	DAC	Comparator	SC/CT Analog Blocks <sup>[81]</sup>	Opamps	DFB	CapSense	UDBs <sup>[82]</sup>	16-bit Timer/PWM	FS USB	CAN 2.0b	Total I/O	GPIO	SIO	USBIO	Package	JTAG ID <sup>[84]</sup>
32 KB Flash																						
CY8C3865AXI-019	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	5	>	20	4	>	I	72	62	8	2	100-pin TQFP	0×1E013069
CY8C3865LTI-014	67	32	4	1	~	20-bit Del-Sig	4	4	4	4	5	>	20	4	~	I	48	38	8	2	68-pin QFN	0×1E00E069
CY8C3865AXI-204	67	32	8	1	~	20-bit Del-Sig	2	0	0	0	-	~	16	4	~	-	72	62	8	2	100-pin TQFP	0x1E0CC069
CY8C3865LTI-205	67	32	8	1	~	20-bit Del-Sig	2	0	0	0	-	>	16	4	>	I	48	38	8	2	68-pin QFN	0x1E0CD069
64 KB Flash																						
CY8C3866LTI-067	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	~	1	31	25	4	2	48-pin QFN	0×1E043069
CY8C3866PVI-021	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	~	١	31	25	4	2	48-pin SSOP	0×1E015069
CY8C3866AXI-035	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	-	~	70	62	8	0	100-pin TQFP	0x1E023069
CY8C3866AXI-039	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	>	~	24	4	~	I	72	62	8	2	100-pin TQFP	0×1E027069
CY8C3866LTI-030	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	١	48	38	8	2	68-pin QFN	0×1E01E069
CY8C3866LTI-068	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	>	~	24	4	~	>	31	25	4	2	48-pin QFN	0×1E044069
CY8C3866AXI-040	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	2	72	62	8	2	100-pin TQFP	0×1E028069
CY8C3866PVI-070	67	64	8	2	~	20-bit Del-Sig	4	4	4	2	~	~	24	4	-	~	29	25	4	0	48-pin SSOP	0×1E046069
CY8C3866AXI-206	67	64	8	2	~	20-bit Del-Sig	2	2	0	2	~	~	20	4	~	Ι	72	62	8	2	100-pin TQFP	0x1E0CE069
CY8C3866LTI-207	67	64	8	2	~	20-bit Del-Sig	2	2	0	2	~	~	20	4	~	1	48	38	8	2	68-pin QFN	0x1E0CF069
CY8C3866AXI-208	67	64	8	2	~	20-bit Del-Sig	2	2	2	2	~	~	24	4	~	~	72	62	8	2	100-pin TQFP	0x1E0D0069
CY8C3866LTI-209	67	64	8	2	~	20-bit Del-Sig	2	2	2	2	~	~	24	4	~	~	48	38	8	2	68-pin QFN	0x1E0D1069
CY8C3866FNI-210	67	64	8	2	~	20-bit Del-Sig	4	4	4	4	~	~	24	4	~	~	48	38	8	2	72 WLCSP	0x1E0D2069

Notes

 Analog blocks support a variety of functionality including TIA, PGA, and mixers. See the Example Peripherals on page 44 for more information on how analog blocks can be used.

Be used.
 UDBs support a variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or multiple UDBs. Multiple functions can share a single UDB. See the Example Peripherals on page 44 for more information on how UDBs can be used.
 The I/O Count includes all types of digital I/O: GPIO, SIO, and the two USB I/O. See the I/O System and Routing on page 37 for details on the functionality of each of

these types of I/O.

<sup>84.</sup> The JTAG ID has three major fields. The most significant nibble (left digit) is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.



□ 6: 64 KB

# **12.1 Part Numbering Conventions**

PSoC 3 devices follow the part numbering convention described here. All fields are single character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.

CY8Cabcdefg-xxx	
■ a: Architecture □ 3: PSoC 3 □ 5: PSoC 5	<ul> <li>■ ef: Package code</li> <li>□ Two character alphanumeric</li> <li>□ AX: TQFP</li> </ul>
<ul> <li>b: Family group within architecture</li> <li>4: CY8C34 family</li> <li>6: CY8C36 family</li> </ul>	□ LT: QFN □ PV: SSOP □ FN: CSP
<ul> <li>□ 8: CY8C38 family</li> <li>■ c: Speed grade</li> <li>□ 4: 48 MHz</li> <li>□ 6: 67 MHz</li> </ul>	<ul> <li>■ g: Temperature range</li> <li>□ C: commercial</li> <li>□ I: industrial</li> <li>□ A: automotive</li> </ul>
■ d: Flash capacity □ 4: 16 KB □ 5: 32 KB	<ul> <li>xxx: Peripheral set</li> <li>Three character numeric</li> <li>No meaning is associated with these three characters.</li> </ul>

Examples CY8C 3 8 6 6 P V I Х хх **Cypress Prefix** 3: PSoC 3 Architecture Family Group within Architecture 8: CY8C38 Family 6: 67 MHz Speed Grade 6: 64 KB Flash Capacity -**PV: SSOP** Package Code -I: Industrial Temperature Range — Peripheral Set —

Tape and reel versions of these devices are available and are marked with a "T" at the end of the part number.

All devices in the PSoC 3 CY8C38 family comply to RoHS-6 specifications, demonstrating the commitment by Cypress to lead-free products. Lead (Pb) is an alloying element in solders that has resulted in environmental concerns due to potential toxicity. Cypress uses nickel-palladium-gold (NiPdAu) technology for the majority of leadframe-based packages.

A high-level review of the Cypress Pb-free position is available on our website. Specific package information is also available. Package Material Declaration data sheets (PMDDs) identify all substances contained within Cypress packages. PMDDs also confirm the absence of many banned substances. The information in the PMDDs will help Cypress customers plan for recycling or other "end of life" requirements.