



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c62a-04i-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

TABLE 4-2: SPECIAL FUNCTION REGISTERS FOR THE PIC16C62/62A/R62

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets <sup>(3)</sup>
Bank 0	•	•	•		•	•	•	•	•		
00h <sup>(1)</sup>	INDF Addressing this location uses contents of FSR to address data memory (not a physical register)								register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h <sup>(1)</sup>	STATUS	IRP <sup>(5)</sup>	RP1 <sup>(5)</sup>	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(1)</sup>	FSR	Indirect dat	a memory ac	Idress pointe	er					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	PORTA Dat	a Latch wher	written: PO	RTA pins wh	en read		xx xxxx	uu uuuu
06h	PORTB	ORTB PORTB Data Latch when written: PORTB pins when read xxxx							xxxx xxxx	uuuu uuuu	
07h	PORTC	C PORTC Data Latch when written: PORTC pins when read						xxxx xxxx	uuuu uuuu		
08h	_	Unimplemented							_	_	
09h	_	Unimpleme	lemented							_	_
0Ah <sup>(1,2)</sup>	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	(6)	(6)	-	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
0Dh	_	Unimpleme	nted							_	_
0Eh	TMR1L	Holding reg	ister for the I	_east Signific	ant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the I	Most Signific	ant Byte of th	e 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r	•	•				0000 0000	0000 0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	ıs Serial Por	t Receive Bu	ffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	1 (LSB)						xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	1 (MSB)						xxxx xxxx	uuuu uuuu
17h	CCP1CON	_	_	00 0000	00 0000						
18h-1Fh	_	Unimpleme	nted							_	_

 $\begin{tabular}{ll} Legend: & $x=$ unknown, $u=$ unchanged, $q=$ value depends on condition, $-=$ unimplemented location read as '0'. \end{tabular}$ 

- Note 1: These registers can be addressed from either bank.
  - 2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)
  - 3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.
  - 4: The BOR bit is reserved on the PIC16C62, always maintain this bit set.
  - 5: The IRP and RP1 bits are reserved on the PIC16C62/62A/R62, always maintain these bits clear.
  - $\hbox{6:} \quad \hbox{PIE1}<7:6> \hbox{ and PIR1}<7:6> \hbox{ are reserved on the PIC16C62}/62A/R62, always maintain these bits clear. } \\$

Shaded locations are unimplemented, read as '0'.

#### 4.2.2.4 PIE1 REGISTER

Applicable Devices 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67

This register contains the individual enable bits for the peripheral interrupts.

Note: Bit PEIE (INTCON<6>) must be set to enable any peripheral interrupt.

# FIGURE 4-12: PIE1 REGISTER FOR PIC16C62/62A/R62 (ADDRESS 8Ch)

RW-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
_	_	_	_	SSPIE	CCP1IE	TMR2IE	TMR1IE	R = Readable bit	
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset	
bit 7-6:	Reserved:	Always ma	intain thes	e bits clear.					
bit 5-4:	Unimpleme	ented: Rea	ad as '0'						
bit 3:	SSPIE: Synchronous Serial Port Interrupt Enable bit  1 = Enables the SSP interrupt  0 = Disables the SSP interrupt								
bit 2:	CCP1IE: C0 1 = Enables 0 = Disables	the CCP1	I interrupt	bit					
bit 1:	TMR2IE: TM 1 = Enables 0 = Disables	the TMR2	2 to PR2 m	atch interru	ot				
bit 0:	TMR1IE: TM 1 = Enables 0 = Disables	the TMR1	1 overflow i	nterrupt	t				

#### 5.2 PORTB and TRISB Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

#### **EXAMPLE 5-2: INITIALIZING PORTB**

```
STATUS, RPO
CLRF
       PORTB
                     ; Initialize PORTB by
                     ; clearing output
                     ; data latches
BSF
       STATUS, RPO
                    ; Select Bank 1
MOVLW
                     ; Value used to
                     ; initialize data
                     ; direction
MOVWE TRISE
                    ; Set RB<3:0> as inputs
                    ; RB<5:4> as outputs
                     ; RB<7:6> as inputs
```

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit RBPU (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are also disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB port change interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, Application Note, "Implementing Wake-up on Key Stroke" (AN552).

Note: For PIC16C61/62/64/65, if a change on the I/O pin should occur when a read operation is being executed (start of the Q2 cycle), then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

FIGURE 5-3: BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR PIC16C61/62/64/65



Note 1: I/O pins have diode protection to VDD and VSS.

2: To enable weak pull-ups, set the appropriate TRIS bit(s) and clear the RPBU bit (OPTION<7>).


#### 11.4.4 MULTI-MASTER

The I<sup>2</sup>C protocol allows a system to have more than one master. This is called multi-master. When two or more masters try to transfer data at the same time, arbitration and synchronization occur.

#### 11.4.4.1 ARBITRATION

Arbitration takes place on the SDA line, while the SCL line is high. The master which transmits a high when the other master transmits a low loses arbitration (Figure 11-22), and turns off its data output stage. A master which lost arbitration can generate clock pulses until the end of the data byte where it lost arbitration. When the master devices are addressing the same device, arbitration continues into the data.

FIGURE 11-22: MULTI-MASTER ARBITRATION (TWO MASTERS)



Masters that also incorporate the slave function, and have lost arbitration must immediately switch over to slave-receiver mode. This is because the winning master-transmitter may be addressing it.

Arbitration is not allowed between:


- · A repeated START condition
- · A STOP condition and a data bit
- A repeated START condition and a STOP condition

Care needs to be taken to ensure that these conditions do not occur.

#### 11.2.4.2 Clock Synchronization

Clock synchronization occurs after the devices have started arbitration. This is performed using a wired-AND connection to the SCL line. A high to low transition on the SCL line causes the concerned devices to start counting off their low period. Once a device clock has gone low, it will hold the SCL line low until its SCL high state is reached. The low to high transition of this clock may not change the state of the SCL line, if another device clock is still within its low period. The SCL line is held low by the device with the longest low period. Devices with shorter low periods enter a high waitstate, until the SCL line comes high. When the SCL line comes high, all devices start counting off their high periods. The first device to complete its high period will pull the SCL line low. The SCL line high time is determined by the device with the shortest high period, Figure 11-23.

#### FIGURE 11-23: CLOCK SYNCHRONIZATION








TABLE 13-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS (Cont.'d)

Register		Applicable Devices								Power-on Reset Brown-out Reset	MCLR Reset during:  - normal operation  - SLEEP WDT Reset	Wake-up via interrupt or WDT Wake-up					
TRISD	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111 1111	1111 1111	uuuu uuuu
TRISE	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 -111	0000 -111	uuuu -uuu
PIE1	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00 0000	00 0000	uu uuuu
	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
PIE2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0	0	u
PCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0u	uu	uu
FCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0-	u-	u-
PR2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111 1111	1111 1111	1111 1111
SSPADD	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
SSPSTAT	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00 0000	00 0000	uu uuuu
TXSTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 -010	0000 -010	uuuu -uuu
SPBRG	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu

 $<sup>\</sup>label{eq:local_$ 

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

<sup>2:</sup> When the wake-up is due to an interrupt and the global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

<sup>3:</sup> See Table 13-10 and Table 13-11 for reset value for specific conditions.

#### 13.5 Interrupts

**Applicable Devices** 

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16C6X family has up to 11 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or global enable bit, GIE.

Global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flag bits are contained in the INTCON register.

The peripheral interrupt flag bits are contained in special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2 and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, bit GIE is cleared to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the RB0/INT pin or RB port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 13-19). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to

avoid infinite interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

Note:

For the PIC16C61/62/64/65, if an interrupt occurs while the Global Interrupt Enable bit, GIE is being cleared, bit GIE may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An instruction clears the GIE bit while an interrupt is acknowledged
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.
- 4. Perform the following to ensure that interrupts are globally disabled.

```
LOOP BCF INTCON,GIE ;Disable Global ;Interrupt bit
BTFSC INTCON,GIE ;Global Interrupt ;Disabled?
GOTO LOOP ;NO, try again ;Yes, continue ;with program flow
```

#### 14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description
£	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location (= 0 or 1) The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; d = 0: store result in W, d = 1: store result in file register f. Default is d = 1
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
( )	Contents
$\rightarrow$	Assigned to
<>	Register bit field
€	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- · Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu s$ . If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu s$ .

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

**Ω**xhh

where h signifies a hexadecimal digit.

FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS




FIGURE 16-6: TYPICAL IPD vs. VDD
WATCHDOG TIMER ENABLED
25°C





FIGURE 16-7: MAXIMUM IPD vs. VDD WATCHDOG DISABLED



Data based on matrix samples. See first page of this section for details.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### 17.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS	4 Ts	(I <sup>2</sup> C specifications only)

			(. c speemeanerie erij)
Т			
F	Frequency	T	Time

Lowercase letters (pp) and their meanings:

рр			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I<sup>2</sup>C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

#### FIGURE 17-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## 18.2 DC Characteristics: PIC16LC62A/R62/64A/R64-04 (Commercial, Industrial)

	Standard Operating Conditions (unless otherwise stated)										
DC CHA		Operating temperature $-40^{\circ}\text{C}$ $\leq \text{TA} \leq +85^{\circ}\text{C}$ for industrial and $0^{\circ}\text{C}$ $\leq \text{TA} \leq +70^{\circ}\text{C}$ for commercial									
			TA ≤ +70°C for commercial								
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions				
D001	Supply Voltage	VDD	2.5	-	6.0	٧	LP, XT, RC osc configuration (DC - 4 MHz)				
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	>					
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	٧	See section on Power-on Reset for details				
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details				
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN bit in configuration word enabled				
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)				
D010A			-	22.5	48	μΑ	LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled				
D015*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μА	BOR enabled, VDD = 5.0V				
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C				
D021	(Note 3, 5)		-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C				
D021A			-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C				
D023*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μΑ	BOR enabled, VDD = 5.0V				

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
    - The test conditions for all IDD measurements in active operation mode are:
    - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
    - MCLR = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
  - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
  - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
  - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

DC CHA	ARACTERISTICS	Operatir	ng tempera	ature	-40°C 0°C	C`≤T. ≤T.	ss otherwise stated)  A ≤ +85°C for industrial and  A ≤ +70°C for commercial  ed in DC spec Section 19.1 and
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.				†			
	Capacitive Loading Specs on Output Pins						
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF	
D102	SCL. SDA in I <sup>2</sup> C mode	Cb	-	-	400	pF	

- \* These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.
  - The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
  - 3: Negative current is defined as current sourced by the pin.

## 20.0 ELECTRICAL CHARACTERISTICS FOR PIC16C63/65A

## Absolute Maximum Ratings (†)

	•	
Amb	ient temperature under bias	55°C to +125°C
Stor	age temperature	65°C to +150°C
Volta	ge on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Volta	ge on VDD with respect to Vss	-0.3V to +7.5V
Volta	ge on MCLR with respect to Vss (Note 2)	0V to +14V
	ge on RA4 with respect to Vss	
	power dissipation (Note 1)	
Max	mum current out of Vss pin	300 mA
	mum current into VDD pin	
Inpu	t clamp current, lik (Vi < 0 or Vi > VDD)	±20 mA
Outp	ut clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
	mum output current sunk by any I/O pin	
Max	mum output current sourced by any I/O pin	25 mA
Max	mum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Max	mum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	200 mA
Max	mum current sunk by PORTC and PORTD (Note 3) (combined)	200 mA
Max	mum current sourced by PORTC and PORTD (Note 3) (combined)	200 mA

- Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD  $\Sigma$  IOH} +  $\Sigma$  {(VDD-VOH) x IOH} +  $\Sigma$ (VOI x IOL)
- Note 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up.

  Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE not available on the PIC16C63.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 20-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C63-04 PIC16C65A-04	PIC16C63-10 PIC16C65A-10	PIC16C63-20 PIC16C65A-20	PIC16LC63-04 PIC16LC65A-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 $\mu$ A typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 $\mu$ A typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
XT	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 $\mu$ A max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 $\mu$ A typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 $\mu$ A typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 µA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V
	IPD: $1.5 \mu A$ typ. at $4.5 V$ Freq: $4 MHz$ max.	IPD 1.5 μA typ. at 4.5V Freq: 10 MHz max.	IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	use iii no iiiode	IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 $\mu$ A max. at 32 kHz, 3.0V IPD: 5 $\mu$ A max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

#### 20.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS	4. Ts	(I <sup>2</sup> C specifications only)
Т		
F Frequency	Т	Time
Lowercase letters (pp) and their meanings:		

	(hh) and manifest		
pp			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	t0	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I<sup>2</sup>C specifications only)


CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

#### FIGURE 20-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## FIGURE 22-11: SPI SLAVE MODE TIMING (CKE = 0)




## FIGURE 22-12: SPI SLAVE MODE TIMING (CKE = 1)



#### 24.11 44-Lead Plastic Leaded Chip Carrier (Square) (PLCC)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Plastic Leaded Chip Carrier (PLCC)						
		Millimeters		Inches		
Symbol	Min	Max	Notes	Min	Max	Notes
Α	4.191	4.572		0.165	0.180	
A1	2.413	2.921		0.095	0.115	
D	17.399	17.653		0.685	0.695	
D1	16.510	16.663		0.650	0.656	
D2	15.494	16.002		0.610	0.630	
D3	12.700	12.700	Reference	0.500	0.500	Reference
E	17.399	17.653		0.685	0.695	
E1	16.510	16.663		0.650	0.656	
E2	15.494	16.002		0.610	0.630	
E3	12.700	12.700	Reference	0.500	0.500	Reference
N	44	44		44	44	
CP	_	0.102		_	0.004	
LT	0.203	0.381		0.008	0.015	

#### PIN COMPATIBILITY

Devices that have the same package type and VDD, VSS and  $\overline{\text{MCLR}}$  pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PlC16C56 and PlC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PlC16C62 is compatible with the PlC16C63, but not the PlC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

TABLE F-1: PIN COMPATIBLE DEVICES

Pin Compatible Devices	Package
PIC12C508, PIC12C509, PIC12C671, PIC12C672	8-pin
PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16CR156, PIC16CS2, PIC16C54, PIC16CS4A, PIC16CS54A, PIC16CS54A, PIC16CS6, PIC16CS6, PIC16CS6A, PIC16CS6A, PIC16CS5A, PIC16CS5A, PIC16CS54, PIC16CS54, PIC16CS56, PIC16CS58 PIC16C620, PIC16C621, PIC16C622 PIC16C641, PIC16C642, PIC16C661, PIC16C662 PIC16C710, PIC16C71, PIC16C711, PIC16C715 PIC16F83, PIC16CR83, PIC16F84A, PIC16CR84	18-pin, 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16CR62, PIC16C62A, PIC16C63, PIC16CR63, PIC16C66, PIC16C72, PIC16C73A, PIC16C76	28-pin
PIC16CR64, PIC16C64A, PIC16C65A, PIC16CR65, PIC16C67, PIC16C74A, PIC16C77	40-pin
PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin
PIC17C756, PIC17C752	64/68-pin

OSC1/CLKIN	
	16
OSC2/CLKOUT	
PORTA	
PORTB	
PORTC	
PORTD	
PORTE	59
RA4/T0CKI	16, 52
RA5/SS	16. 52
RB0/INT	
RB6	
RB7	
RC0/T1OSI/T1CKI	
RC0/T1OSO/T1CKI	16, 55
RC1/T1OSI	55
RC1/T1OSI/CCP2	
RC1/T1OSO	
RC2/CCP1	, ,
RC3/SCK/SCL	16, 55, 56
RC4/SDI/SDA	16, 55, 56
RC5/SDO	16, 55, 56
RC6/TX/CK	
RC7/RX/DT	
RD7/PSP7:RD0/PSP0	
RE0/RD	
RE1/WR	
RE2/CS	17, 59, 61
SCK	86–88
SDI	
SDO	
SS	
VDD	17
Vss	17
PIR1	24 26 28 30 32 34
PIR1	
PIR2	24, 26, 28, 30, 32, 34
PIR2	24, 26, 28, 30, 32, 34 48
PIR2	24, 26, 28, 30, 32, 34 48 47, 131
POR Time-Out Sequence on Power	24, 26, 28, 30, 32, 34 48 47, 131 er-Up134
POR Time-Out Sequence on Power	24, 26, 28, 30, 32, 34 48 47, 131 er-Up134
PIR2POPPOR Time-Out Sequence on Power Port RB Interrupt	24, 26, 28, 30, 32, 34 48 47, 131 er-Up134 53
PIR2	24, 26, 28, 30, 32, 34 
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48
PIR2	24, 26, 28, 30, 32, 34 
PIR2	24, 26, 28, 30, 32, 34 
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	
PIR2	
PIR2	
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	24, 26, 28, 30, 32, 34 48 47, 131 er-Up
PIR2	
PIR2	
PIR2	

Мар	
Organization	
Paging	
Section	19
Programming While In-circuit	142
PS2:PS0	
PSA	
PSPIE	30
PSPIF	
Pull-ups	
PUSH	48
PWM	
Block Diagram	80
Calculations	81
Mode	80
Output Timing	
PWM Least Significant bits	
WWW Edast Organicant bits	/ C
Q	
2 darkara Okada	4.0
Quadrature Clocks	
Quick-Turnaround-Production	7
R	
· -	
R/W bit 84, 89, 96, 100, 1	
RA0 pin	51
RA1 pin	51
RA2 pin	51
RA3 pin	
RA4/T0CKI pin	
RA5 pin	
RB Port Change Interrupt Enable bit, RBIE	
RB Port Change Interrupt Flag bit, RBIF	
RB0	54
RB0/INT	138
RB0/INT External Interrupt Enable bit, INTE	37
RB0/INT External Interrupt Flag bit, INTF	
RB1	
RB2	
RB3	
RB4	
RB5	
RB6	53
RB7	53
RBIE	37
RBIF	
RBPU	
RC Oscillator	
RCIE	
RCIF	
RCREG24, 26, 28, 30	
RCSTA24, 26, 28, 30, 32,	
RCV_MODE	104
Read Only Memory	7
Read/Write bit Information, $R/\overline{W}$	
Receive and Control Register	
Receive Overflow Detect bit, SSPOV	
Receive Overflow Indicator bit, SSPOV	
	or or
	35
Register Bank Select bit, Indirect	35

LIST OF	TABLES		Table 12-2:	Registers Associated with Baud Rate Generator107
Table 1 1	DIC16C6V Family of Davison	6	Table 12-3:	Baud Rates for Synchronous Mode 108
Table 1-1:	PIC16C6X Family of Devices		Table 12-4:	Baud Rates for Asynchronous Mode
Table 3-1:	PIC16C61 Pinout Description	14	Table 12-4.	(BRGH = 0)108
Table 3-2:	PIC16C62/62A/R62/63/R63/66	45	Table 12-5:	Baud Rates for Asynchronous Mode
T-bl- 0 0	Pinout Description	15	Table 12-5.	(BRGH = 1)109
Table 3-3:	PIC16C64/64A/R64/65/65A/R65/67	10	Table 12-6:	Registers Associated with
Table 4.4.	Pinout Description	16	Table 12-0.	Asynchronous Transmission 113
Table 4-1:	Special Function Registers for the	00	Table 10.7	•
T	PIC16C61	23	Table 12-7:	Registers Associated with
Table 4-2:	Special Function Registers for the		T-bl- 10 0:	Asynchronous Reception
T	PIC16C62/62A/R62	24	Table 12-8:	Registers Associated with
Table 4-3:	Special Function Registers for the		Table 10.0:	Synchronous Master Transmission 117
	PIC16C63/R63	26	Table 12-9:	Registers Associated with
Table 4-4:	Special Function Registers for the		T-bl- 10 10:	Synchronous Master Reception
<b>-</b>	PIC16C64/64A/R64	28	Table 12-10:	Registers Associated with
Table 4-5:	Special Function Registers for the		T-bl- 10 11.	Synchronous Slave Transmission 121
T	PIC16C65/65A/R65	30	Table 12-11:	Registers Associated with
Table 4-6:	Special Function Registers for the		Table 10.1.	Synchronous Slave Reception
<b>-</b>	PIC16C66/67		Table 13-1: Table 13-2:	Ceramic Resonators PIC16C61 126
Table 5-1:	PORTA Functions	. 52	Table 13-2.	Ceramic Resonators PIC16C62/62A/R62/63/R63/
Table 5-2:	Registers/Bits Associated with			
T-1-1- 5 0	PORTA		Table 12.2	64/64A/R64/65/65A/R65/66/67
Table 5-3:	PORTB Functions	54	Table 13-3:	Capacitor Selection for Crystal
Table 5-4:	Summary of Registers Associated with		Table 13-4:	Oscillator for PIC16C61
T	PORTB		Table 13-4.	Capacitor Selection for Crystal
Table 5-5:	PORTC Functions for PIC16C62/64	55		Oscillator for PIC16C62/62A/R62/63/R63/
Table 5-6:	PORTC Functions for		T-bl- 10 F.	64/64A/R64/65/65A/R65/66/67
	PIC16C62A/R62/64A/R64	56	Table 13-5:	Time-out in Various Situations,
Table 5-7:	PORTC Functions for	50	Toble 12.6:	PIC16C61/62/64/65
T-1-1- 5 0	PIC16C63/R63/65/65A/R65/66/67	56	Table 13-6:	Time-out in Various Situations,
Table 5-8:	Summary of Registers Associated with	50		PIC16C62A/R62/63/R63/
T = 0	PORTC		Table 10.7.	64A/R64/65A/R65/66/67
Table 5-9:	PORTD Functions	5/	Table 13-7:	Status Bits and Their Significance,
Table 5-10:	Summary of Registers Associated with		T-bl- 10 0:	PIC16C61
<b>-</b>	PORTD		Table 13-8:	Status bits and Their Significance, PIC16C62/64/65130
Table 5-11:	PORTE Functions	59	Table 13-9:	Status Bits and Their Significance for
Table 5-12:	Summary of Registers Associated with	50	Table 13-9.	PIC16C62A/R62/63/R63/
Toble F 10:	PORTE	59		64A/R64/65A/R65/66/67
Table 5-13:	Registers Associated with	00	Table 13-10:	Reset Condition for Special
T-bl- 7 4.	Parallel Slave Port		Table 13-10.	Registers on PIC16C61/62/64/65 131
Table 7-1:	Registers Associated with Timer0	69	Table 13-11:	Reset Condition for Special
Table 8-1:	Capacitor Selection for the	70	Table 13-11.	Registers on
Table 0.0	Timer1 Oscillator	73		PIC16C62A/R62/63/R63/
Table 8-2:	Registers Associated with	7.4		64A/R64/65A/R65/66/67
Table 0.1	Timer1 as a Timer/Counter	74	Table 13-12:	Initialization Conditions for
Table 9-1:	Registers Associated with Timer2 as a Timer/Counter	76	Table 10 12.	all Registers132
Table 10.1.	CCP Mode - Timer Resource		Table 14-1:	Opcode Field Descriptions
Table 10-1: Table 10-2:			Table 14-1:	PIC16CXX Instruction Set
Table 10-2.	Interaction of Two CCP Modules	/ /	Table 15-1:	Development Tools from Microchip 162
Table 10-3.	Example PWM Frequencies and Resolutions at 20 MHz	0.1	Table 16-1:	Cross Reference of Device
Table 10.4:		01	Table 10-1.	Specs for Oscillator Configurations
Table 10-4:	Registers Associated with Timer1,	0.1		and Frequencies of Operation
Toble 10 Fr	Capture and Compare	01		(Commercial Devices)163
Table 10-5:	Registers Associated with PWM and Timer2	00	Table 16-2:	External Clock Timing
Toble 11 1.		02	Table 10-2.	Requirements
Table 11-1:	Registers Associated with SPI	00	Table 16-3:	CLKOUT and I/O Timing
Table 11 0:	Operation	00	Table 10-5.	Requirements
Table 11-2:	Registers Associated with SPI	0.4	Table 16-4:	Reset, Watchdog Timer,
Table 11 2	Operation (PIC16C66/67)		1 aule 10-4.	Oscillator Start-up Timer and
Table 11-3:	I <sup>2</sup> C Bus Terminology	90		Power-up Timer Requirements
Table 11-4:	Data Transfer Received Byte	100	Table 16-5:	Timer0 External Clock Requirements 171
Table 11-5:	Actions  Registers Associated with I <sup>2</sup> C	100	Table 10-5.	RC Oscillator Frequencies
i abie 11-5.	Operation	103	Table 17-1:	Input Capacitance*181
Table 12-1:		103	. 4510 17 2.	pa. 3apaonario