



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


Details

Detuils	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c63-04-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

FIGURE 4-4: PIC16C66/67 PROGRAM MEMORY MAP AND STACK



4.2 Data Memory Organization

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67 The data memory is partitioned into multiple banks

which contain the General Purpose Registers and the Special Function Registers. Bits RP1 and RP0 are the bank select bits.

RP1:RP0 (STATUS<6:5>)

- = 00 \rightarrow Bank0
- = 01 \rightarrow Bank1
- = 10 \rightarrow Bank2
- = 11 \rightarrow Bank3

Each bank extends up to 7Fh (128 bytes). The lower locations of each bank are reserved for the Special Function Registers. Above the Special Function Registers are General Purpose Registers, implemented as static RAM. All implemented banks contain special function registers. Some "high use" special function registers from one bank may be mirrored in another bank for code reduction and quicker access.

4.2.1 GENERAL PURPOSE REGISTERS

These registers are accessed either directly or indirectly through the File Select Register (FSR) (Section 4.5). For the PIC16C61, general purpose register locations 8Ch-AFh of Bank 1 are not physically implemented. These locations are mapped into 0Ch-2Fh of Bank 0.

FIGURE 4-5: PIC16C61 REGISTER FILE MAP





FIGURE 4-8: PIC16C66/67 DATA MEMORY MAP


ndirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h	1011	185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
PORTD (1)	08h	TRISD (1)	88h		108h		188
PORTE (1)	09h	TRISE (1)	89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	184
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18E
PIR1	0Ch	PIE1	8Ch		10Ch		180
PIR2	0Dh	PIE2	8Dh		10Dh		180
TMR1L	0Eh	PCON	8Eh		10Eh		18
TMR1H	0Fh	TOON	8Fh		10Fh		18F
T1CON	10h		90h		110h		190
TMR2	11h		91h		111h		191
T2CON	12h	PR2	92h		112h		192
SSPBUF	13h	SSPADD	93h		113h		193
SSPCON	14h	SSPSTAT	94h		114h		194
CCPR1L	15h	30F 5TAT	95h		115h		195
CCPR1H	16h		96h		116h		196
CCP1CON	17h		97h	General	117h	General	197
RCSTA	18h	TXSTA	98h	Purpose	118h	Purpose	198
TXREG	19h	SPBRG	99h	Register 16 Bytes	119h	Register 16 Bytes	199
RCREG	1Ah	SEDITO	9Ah	TO Bytes	11Ah	TO Dytes	194
CCPR2L	1Bh		9Bh		11Bh		19E
CCPR2H	1Ch		9Ch		11Ch		190
CCP2CON	1Dh		9Dh		11Dh		190
0012001	1Eh		9Eh		11Eh		19E
	1Fh		9Fh		11Fh		19F
	20h		-		120h		-
	2011		A0h		12011		1A0
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EF
	7Fh	accesses 70h-7Fh in Bank 0	F0h FFh	accesses 70h-7Fh in Bank 0	170h 17Fh	accesses 70h-7Fh in Bank 0	1FC
Bank 0		Bank 1		Bank 2		Bank 3	
Not a physical	register.	mory locations, read					
		ytes of data memo		nks 1, 2, and 3 are			

PIC16C6X



TIMER0 TIMING: INTERNAL CLOCK/PRESCALE 1:2 FIGURE 7-3:

FIGURE 7-4: **TMR0 INTERRUPT TIMING**



To enable the serial port, SSP enable bit SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear enable bit SSPEN, re-initialize SSPCON register, and then set enable bit SSPEN. This configures the SDI, SDO, SCK, and \overline{SS} pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set (if implemented)

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and SS could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data




FIGURE 11-4: SPI MASTER/SLAVE CONNECTION

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched interrupt flag bit SSPIF (PIR1<3>) is set.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5 and Figure 11-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.

FIGURE 11-13: SPI MODE TIMING (SLAVE MODE WITH CKE = 1) (PIC16C66/67)




TABLE 11-2:	REGISTERS ASSOCIATED WITH SPI OPERATION	(PIC16C66/67)	

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on Power-on Reset		on Value on a	
0Bh,8Bh, 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
13h	SSPBUF	Synchrono	ous Serial	Port Rece	eive Buffe	r/Transmit	Register			xxxx	xxxx	uuuu	uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
85h	TRISA	_	— — PORTA Data Direction register								1111	11	1111
87h	TRISC	PORTC Data Direction register							1111	1111	1111	1111	
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000	0000	0000	0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'.

Shaded cells are not used by SSP module in SPI mode.


Note 1: PSPIF and PSPIE are reserved on the PIC16C66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

11.5 <u>SSP I²C Operation</u>

The SSP module in I^2C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing. Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSP-CON<5>).

FIGURE 11-24: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I^2C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware controlled Master Mode, slave is idle

Selection of any I^2C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer. The SSPSTAT register is read only.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user first needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

TABLE 13-9:	STATUS BITS AND THEIR SIGNIFICANCE FOR
	PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

POR	BOR	то	PD	
0	х	1	1	Power-on Reset
0	x	0	x	Illegal, TO is set on a Power-on Reset
0	x	x	0	Illegal, PD is set on a Power-on Reset
1	0	x	x	Brown-out Reset
1	1	0	1	WDT Reset
1	1	0	0	WDT Wake-up
1	1	u	u	MCLR reset during normal operation
1	1	1	0	MCLR reset during SLEEP or interrupt wake-up from SLEEP

Legend: x = unknown, u = unchanged

TABLE 13-10: RESET CONDITION FOR SPECIAL REGISTERS ON PIC16C61/62/64/65

	Program Counter	STATUS	PCON ⁽²⁾
Power-on Reset	000h	0001 1xxx	0 -
MCLR reset during normal operation	000h	000u uuuu	u-
MCLR reset during SLEEP	000h	0001 0uuu	u-
WDT Reset	000h	0000 luuu	u-
WDT Wake-up	PC + 1	uuu0 0uuu	u-
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuul 0uuu	u-

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and the global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

2: The PCON register is not implemented on the PIC16C61.

TABLE 13-11: RESET CONDITION FOR SPECIAL REGISTERS ON PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

	Program Counter	STATUS	PCON
Power-on Reset	000h	0001 1xxx	0x
MCLR reset during normal operation	000h	000u uuuu	uu
MCLR reset during SLEEP	000h	0001 0uuu	uu
WDT Reset	000h	0000 luuu	uu
Brown-out Reset	000h	0001 luuu	u0
WDT Wake-up	PC + 1	uuu0 0uuu	uu
Interrupt wake-up from SLEEP	PC + 1 ⁽¹⁾	uuu1 0uuu	uu

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0'.

Note 1: When the wake-up is due to an interrupt and global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC+1.

PIC16C6X

BCF	Bit Clear	f					
Syntax:	[<i>label</i>] BC	CF f,b					
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b \leq 7 \end{array}$	7					
Operation:	$0 \rightarrow (f < b;$	>)					
Status Affected:	None						
Encoding:	01	00bb	bfff	ffff			
Description:	Bit 'b' in re	gister 'f' is	s cleared.				
Words:	1						
Cycles:	1						
Q Cycle Activity:	Q1	Q2	Q3	Q4			
	Decode	Read register 'f'	Process data	Write register 'f'			
Example	BCF	FLAG_	REG, 7				
	Before Instruction FLAG_REG = 0xC7 After Instruction FLAG_REG = 0x47						

BTFSC	Bit Test,	Skip if Cl	ear					
Syntax:	[<i>label</i>] BTFSC f,b							
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ 0 \leq b \leq 7 \end{array}$	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$						
Operation:	skip if (f<	b>) = 0						
Status Affected:	None							
Encoding:	01	10bb	bfff	ffff				
Description:	If bit 'b' in register 'f' is '1' then the next instruction is executed. If bit 'b', in register 'f', is '0' then the next instruction is discarded, and a NOP is executed instead, making this a 2Tcy instruction.							
Words:	1							
Cycles:	1(2)							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	No- Operation				
If Skip:	(2nd Cyc	le)						
	Q1	Q2	Q3	Q4				
	No- Operation	No- Operation	No- Operation	No- Operation				
Example	Example HERE ETFSC FLAG, FALSE GOTO PROCE TRUE • •							
	Before Instruction PC = address HERE After Instruction if FLAG<1> = 0,							

BSF	Bit Set f							
Syntax:	[<i>label</i>] BS	SF f,b						
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ 0 \leq b \leq 7 \end{array}$							
Operation:	$1 \rightarrow (f < b;$	>)						
Status Affected:	None	None						
Encoding:	01	01bb	bfff	ffff				
Description:	Bit 'b' in re	gister 'f' is	s set.					
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	Write register 'f'				
Example	BSF	FLAG_F	REG, 7					
	Before In		EG = 0x04	4				
	After Inst	ruction						
		FLAG_RE	EG = 0x8A	4				

PC = address TRUE if FLAG<1>=1, PC = address FALSE

PIC16C6X

Unconui	tional Br	anch		INCF	Incremer	nt f			
[label]	GOTO	k		Syntax:	[<i>label</i>] INCF f,d				
$0 \leq k \leq 2047$				Operands:	$0 \le f \le 12$	$0 \leq f \leq 127$			
$k \rightarrow PC <$	10:0>				d ∈ [0,1]				
PCLATH	<4:3> →	PC<12:11	>	Operation:	(f) + 1 →	(destina	tion)		
None				Status Affected:	Z				
10	1kkk	kkkk	kkkk	Encoding:	00	1010	dfff	ffff	
GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.				Description:	The contents of register 'f' are incre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.				
1				Words:	1				
2				Cycles:	1				
Q1	Q2	Q3	Q4	Q Cycle Activity:	Q1	Q2	Q3	Q4	
Decode	Read literal 'k'	Process data	Write to PC		Decode	Read register	Process data	Write to destination	
No- Operation	No- Operation	No- Operation	No- Operation	Fuerrale	INCE		-		
GOTO T	HERE			Example					
After Instruction PC = Address THERE			THERE		After Inst	Z ruction	= 0xF $= 0$ $= 0x00$	-	
	$0 \le k \le 20$ $k \rightarrow PC \le PCLATH$ None 10 GOTO is ar eleven bit into PC bit PC are loc GOTO is a 1 2 Q1 Decode No- Operation GOTO T: After Inst	$0 \le k \le 2047$ $k \rightarrow PC<10:0>$ $PCLATH<4:3> \rightarrow I$ None $10 \qquad 1 kkk$ GOTO is an unconditi eleven bit immediate into PC bits <10:0>. PC are loaded from GOTO is a two cycle i 1 2 $Q1 \qquad Q2$ $Decode \qquad Readilteral 'k'No-Operation Operation GOTO THERE After Instruction$	$\begin{array}{c} k \rightarrow PC < 10:0 \\ PCLATH < 4:3 \\ > \rightarrow PC < 12:11 \\ \hline None \\ \hline 10 & 1kkk & kkkk \\ \hline GOTO is an unconditional brance eleven bit immediate value is lc into PC bits < 10:0 \\ OTO is a two cycle instruction. \\ 1 \\ 2 \\ \hline Q1 & Q2 & Q3 \\ \hline Decode & Read & Process \\ \hline Operation & Operation & Operation \\ \hline Operation & Operation & Operation \\ \hline GOTO & THERE \\ \hline After Instruction \\ \hline \end{array}$	$0 \le k \le 2047$ $k \rightarrow PC<10:0>$ $PCLATH<4:3> \rightarrow PC<12:11>$ None $\hline 10 1kkk kkkk kkkk$ GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction. 1 2 $\hline Q1 Q2 Q3 Q4$ $\hline \hline Decode Read Process Write to \\ eleven & $	$0 \le k \le 2047$ $0 \le k \le 2047$ $k \rightarrow PC < 10:0 >$ $PCLATH < 4:3 > \rightarrow PC < 12:11 >$ None $10 1kkk kkkk kkkk$ $10 0 0 0 0 0 0 0 0 0 $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	

-

RETLW	Return v	vith Liter	al in W		RETURN	Return fi	Return from Subroutine				
Syntax:	[label]	RETLW	k		Syntax:	[label]	RETUR	N			
Operands:	$0 \le k \le 2$	55			Operands:	None					
Operation:	$k \rightarrow (W);$				Operation:	$TOS \rightarrow PC$					
	$TOS \rightarrow F$	PC			Status Affected:	None					
Status Affected:	None				Encoding:	00	0000	0000	1000		
Encoding:	11	01xx	kkkk	kkkk	Description:	Return fro	m subrout	ine. The st	ack is		
Description:	bit literal 'k'. The program counter is loaded from the top of the stack (the					POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.					
	return address). This is a two cycle instruction.			Words:	1						
Words:	1				Cycles:	2					
Cycles:	2				Q Cycle Activity:	Q1	Q2	Q3	Q4		
Q Cycle Activity:	Q1	Q2	Q3	Q4	1st Cycle	Decode	No- Operation	No- Operation	Pop from the Stack		
1st Cycle	Decode	Read literal 'k'	No- Operation	Write to W, Pop from the Stack	2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation		
2nd Cycle	No-	No-	No-	No-	Example	RETURN					
	Operation	Operation	Operation	Operation		After Interrupt					
Example	CALL TABL	;offse	tains tabl t value has table				PC =	TOS			
TABLE	ADDWF PC RETLW k1 RETLW k2 •	;W = 0 ;Begin ;									
	RETLW kn		of table								
	Before In	truction	0x07 value of k8	3							

PIC16C6X

XORLW	Exclusiv	Exclusive OR Literal with W								
Syntax:	[<i>label</i>]	XORLV	Vk							
Operands:	$0 \le k \le 255$									
Operation:	(W) .XOR. $k \rightarrow (W)$									
Status Affected:	Z									
Encoding:	11	1010	kkkk	kkkk						
Description:	The contents of the W register are XOR'ed with the eight bit literal 'k'. The result is placed in the W regis- ter.									
Words:	1									
Cycles:	1									
Q Cycle Activity:	Q1	Q2	Q3	Q4						
	Decode	Read literal 'k'	Process data	Write to W						
Example:	XORLW	0xAF								
	Before Ir	nstruction	n							
		W =	0xB5							
	After Ins	truction								
		W =	0x1A							

XORWF	Exclusiv	e OR W	with f						
Syntax:	[label]	XORWF	f,d						
Operands:	$\begin{array}{l} 0 \leq f \leq 12 \\ d \in [0,1] \end{array}$	27							
Operation:	(W) .XOF	$R.(f) \to (f)$	destinatio	on)					
Status Affected:	Z								
Encoding:	00	0110	dfff	ffff					
Description:	Exclusive OR the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.								
Words:	1								
Cycles:	1								
Q Cycle Activity:	Q1	Q2	Q3	Q4					
	Decode	Read register 'f'	Process data	Write to destination					
Example	XORWF	REG	1						
	Before In	struction	I						
	REG = 0xAF W = 0xB5								
	After Inst	ruction							
		REG W	0/1	1A B5					

=

DC CHA	RACTERISTICS	$\begin{array}{l lllllllllllllllllllllllllllllllllll$						
Param No.	Characteristic	Sym	Min	Typ +	Max	Units	Conditions	
110.	Capacitive Loading Specs on Output			1				
	Pins							
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.	
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF		
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

18.0 ELECTRICAL CHARACTERISTICS FOR PIC16C62A/R62/64A/R64

Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to VSS	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of VSS pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > Voo)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE (combined)	200 mA
Maximum current sourced by PORTA, PORTB, and PORTE (combined)	200 mA
Maximum current sunk by PORTC and PORTD (combined)	200 mA
Maximum current sourced by PORTC and PORTD (combined)	200 mA
Note 1. Power dissipation is calculated as follows: $Pdis = Vpp \times (Ipp - \sum Ipu) + \sum (Vpp - \sum Ipu)$	$(V_{OU}) \times (OU) + \Sigma(V_{OU} \times (OU))$

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \sum IOH} + \sum {(VDD-VOH) x IOH} + \sum (VOI x IOL)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 18-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C62A-04 PIC16CR62-04 PIC16C64A-04 PIC16CR64-04	PIC16C62A-10 PIC16CR62-10 PIC16C64A-10 PIC16CR64-10	PIC16C62A-20 PIC16CR62-20 PIC16C64A-20 PIC16CR64-20	PIC16LC62A-04 PIC16LCR62-04 PIC16LC64A-04 PIC16LCR64-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq:4 MHz max.
ХТ	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 2.5V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 5 µA max. at 3.0V Freq: 4 MHz max.	VDD: 4.0V to 6.0V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
HS	VpD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 4 MHz max.		VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	VDD: 2.5V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

^{© 1997-2013} Microchip Technology Inc.

FIGURE 18-10: I²C BUS START/STOP BITS TIMING




TABLE 18-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions	
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START	
		Setup time	400 kHz mode	600	—	—	113	condition	
91*	THD:STA	START condition	100 kHz mode	4000	—	—	ns	After this period the first clock	
		Hold time	400 kHz mode	600	—	—	115	pulse is generated	
92*	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns		
		Setup time	400 kHz mode	600	—	—	115		
93*	THD:STO	STOP condition	100 kHz mode	4000	—	_	ns		
		Hold time	400 kHz mode	600	—	—	115		

*These parameters are characterized but not tested.

19.5 <u>Timing Diagrams and Specifications</u>

FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

arameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	—	μs	LP oscillator
			15	_	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fall Time	—	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 20-12: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 20-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic	eristic					Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 C 63/65A	_	—	80	ns	
		Clock high to data out valid	PIC16LC63/65A	_	—	100	ns	
121*	Tckrf	(Master Made)	PIC16 C 63/65A	_	—	45	ns	
			PIC16LC63/65A	_	—	50	ns	
122*	Tdtrf	rf Data out rise time and fall time	PIC16 C 63/65A	_	—	45	ns	
			PIC16LC63/65A	_	—	50	ns	

These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 20-13: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 20-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125*	TdtV2ckL	$\frac{\text{SYNC RCV (MASTER \& SLAVE)}}{\text{Data setup before CK} \downarrow (\text{DT setup time})}$	15	_	_	ns	
126*	TckL2dtl	Data hold after CK \downarrow (DT hold time)	15		_	ns	

These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

21.1 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial)

DC CH		Standa ı Operatir		•)°C ≤	unless otherwise stated) $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5		5.5 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA~	XT, RC, osc config Fosc = 4 MHz, VDD = 5:5V (Note 4)
D013			-	10	20	mA	HS osc config Fosc = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020 D021 D021A	Power-down Current (Note 3, 5)		-	10.5 1.5 1.5	42 16 19	μΑ μΑ μΑ	$\label{eq:VDD} \begin{array}{l} V\text{DD} = 4.0\text{V}, \text{WDT enabled}, -40^{\circ}\text{C to} +85^{\circ}\text{C} \\ \text{VDD} = 4.0\text{V}, \text{WDT disabled}, -0^{\circ}\text{C to} +70^{\circ}\text{C} \\ \text{VDD} = 4.0\text{V}, \text{WDT disabled}, -40^{\circ}\text{C to} +85^{\circ}\text{C} \end{array}$
D023*	Brown-out Reset Current (Note 6)		-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.


† Data in "Typ" column is at 50, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VoD can be lowered without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - $OSC1 \neq external Square wave, from rail to rail; all I/O pins tristated, pulled to VDD, MCLR \neq VDD; WDT enabled/disabled as specified.$
- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

24.6 18-Lead Ceramic CERDIP Dual In-line with Window (300 mil) (JW)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Package Group: Ceramic CERDIP Dual In-Line (CDP)										
		Millimeters			Inches						
Symbol	Min	Max	Notes	Min	Max	Notes					
α	0°	10°		0°	10°						
А	_	5.080		_	0.200						
A1	0.381	1.778		0.015	0.070						
A2	3.810	4.699		0.150	0.185						
A3	3.810	4.445		0.150	0.175						
В	0.355	0.585		0.014	0.023						
B1	1.270	1.651	Typical	0.050	0.065	Typical					
С	0.203	0.381	Typical	0.008	0.015	Typical					
D	22.352	23.622		0.880	0.930						
D1	20.320	20.320	Reference	0.800	0.800	Reference					
E	7.620	8.382		0.300	0.330						
E1	5.588	7.874		0.220	0.310						
e1	2.540	2.540	Reference	0.100	0.100	Reference					
eA	7.366	8.128	Typical	0.290	0.320	Typical					
eB	7.620	10.160		0.300	0.400						
L	3.175	3.810		0.125	0.150						
Ν	18	18		18	18						
S	0.508	1.397		0.020	0.055						
S1	0.381	1.270		0.015	0.050						

24.9 28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil) (JW)


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Ceramic Side Brazed Dual In-Line (CER)									
Symbol	Millimeters			Inches					
	Min	Мах	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α	3.937	5.030		0.155	0.198				
A1	1.016	1.524		0.040	0.060				
A2	2.921	3.506		0.115	0.138				
A3	1.930	2.388		0.076	0.094				
В	0.406	0.508		0.016	0.020				
B1	1.219	1.321	Typical	0.048	0.052				
С	0.228	0.305	Typical	0.009	0.012				
D	35.204	35.916		1.386	1.414				
D1	32.893	33.147	Reference	1.295	1.305				
E	7.620	8.128		0.300	0.320				
E1	7.366	7.620		0.290	0.300				
e1	2.413	2.667	Typical	0.095	0.105				
eA	7.366	7.874	Reference	0.290	0.310				
eB	7.594	8.179		0.299	0.322				
L	3.302	4.064		0.130	0.160				
Ν	28	28		28	28				
S	1.143	1.397		0.045	0.055				
S1	0.533	0.737		0.021	0.029				

24.10 28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Package Group: Plastic SSOP									
Symbol	Millimeters			Inches						
	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
А	1.730	1.990		0.068	0.078					
A1	0.050	0.210		0.002	0.008					
В	0.250	0.380		0.010	0.015					
С	0.130	0.220		0.005	0.009					
D	10.070	10.330		0.396	0.407					
E	5.200	5.380		0.205	0.212					
е	0.650	0.650	Reference	0.026	0.026	Reference				
Н	7.650	7.900		0.301	0.311					
L	0.550	0.950		0.022	0.037					
Ν	28	28		28	28					
CP	-	0.102		-	0.004					
