



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c63-04i-so

Table Of Contents

1.0 General Description	5
2.0 PIC16C6X Device Varieties	7
3.0 Architectural Overview	c
4.0 Memory Organization	
5.0 I/O Ports	51
6.0 Overview of Timer Modules	63
7.0 Timer0 Module	65
8.0 Timer1 Module	71
9.0 Timer2 Module	75
10.0 Capture/Compare/PWM (CCP) Module(s)	77
11.0 Synchronous Serial Port (SSP) Module	83
12.0 Universal Synchronous Asynchronous Receiver Transmitter (USART) Module	105
13.0 Special Features of the CPU	123
14.0 Instruction Set Summary	143
15.0 Development Support	159
16.0 Electrical Characteristics for PIC16C61	163
17.0 DC and AC Characteristics Graphs and Tables for PIC16C61	173
18.0 Electrical Characteristics for PIC16C62/64	183
19.0 Electrical Characteristics for PIC16C62A/R62/64A/R64	199
20.0 Electrical Characteristics for PIC16C65	215
21.0 Electrical Characteristics for PIC16C63/65A	231
22.0 Electrical Characteristics for PIC16CR63/R65	247
23.0 Electrical Characteristics for PIC16C66/67	263
24.0 DC and AC Characteristics Graphs and Tables for:	
PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16C64, PIC16C64A, PIC16CR64,	
PIC16C65A, PIC16C66, PIC16C67	281
25.0 Packaging Information	291
Appendix A: Modifications	307
Appendix B: Compatibility	
Appendix C: What's New	
Appendix D: What's Changed	308
Appendix E: PIC16/17 Microcontrollers	
Pin Compatibility	
Index	
List of Equation and Examples	
List of Figures	
List of Tables	
Reader Response	
PIC16C6X Product Identification System	335

For register and module descriptions in this data sheet, device legends show which devices apply to those sections. For example, the legend below shows that some features of only the PIC16C62A, PIC16CR62, PIC16C63, PIC16C64A, PIC16CR64, and PIC16C65A are described in this section.

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

To Our Valued Customers

We constantly strive to improve the quality of all our products and documentation. We have spent an exceptional amount of time to ensure that these documents are correct. However, we realize that we may have missed a few things. If you find any information that is missing or appears in error, please use the reader response form in the back of this data sheet to inform us. We appreciate your assistance in making this a better document.




FIGURE 3-3: PIC16C63/R63/65/65A/R65 BLOCK DIAGRAM

4.2.2.1 STATUS REGISTER

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The STATUS register, shown in Figure 4-9, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

Note 1: For those devices that do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.

Note 2: The C and DC bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

FIGURE 4-9: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x	
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit
bit7							bit0	W = Writable bit - n = Value at POR reset x = unknown
bit 7:	1 = Bank 2	ster Bank Se 2, 3 (100h - 9, 1 (00h - F	1FFh)	ed for indire	ect addressir	ng)		
bit 6-5:	11 = Bank 10 = Bank 01 = Bank 00 = Bank	Register Ba 3 (180h - 1 2 (100h - 1 1 (80h - FF 0 (00h - 7F is 128 byte	FFh) 7Fh) h) h)	bits (used fo	or direct addı	ressing)		
bit 4:				uction, or s	LEEP instruc	tion		
bit 3:		-down bit ower-up or cution of the			tion			
bit 2:		sult of an ar			ution is zero ution is not ze	ero		
bit 1:	1 = A carry		ne 4th low	order bit of	the result occ		nstructions)	(For borrow the polarity is reverse
bit 0:	1 = A carry 0 = No carry Note: a sub	y-out from the ry-out from otraction is	ne most sig the most s executed b	nificant bit of the properties	of the result of t of the result e two's comp	occurred t lement of th	ne second op	orrow the polarity is reversed). Derand. Dow order bit of the source register

TABLE 5-1: PORTA FUNCTIONS

Name	Bit#	Buffer Type	Function
RA0	bit0	TTL	Input/output
RA1	bit1	TTL	Input/output
RA2	bit2	TTL	Input/output
RA3	bit3	TTL	Input/output
RA4/T0CKI	bit4	ST	Input/output or external clock input for Timer0. Output is open drain type.
RA5/SS (1)	bit5	TTL	Input/output or slave select input for synchronous serial port.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: The PIC16C61 does not have PORTA<5> or TRISA<5>, read as '0'.

TABLE 5-2: REGISTERS/BITS ASSOCIATED WITH PORTA

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
05h	PORTA	_	_	RA5 ⁽¹⁾	RA4	RA3	RA2	RA1	RA0	xx xxxx	uu uuuu
85h	TRISA	_	_	PORTA Data	Direction Re	egister(1)				11 1111	11 1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTA.

Note 1: PORTA<5> and TRISA<5> are not implemented on the PIC16C61, read as '0'.

11.3.1 SSP MODULE IN SPI MODE FOR PIC16C66/67

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- · Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS) RA5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- · Master Mode (SCK is the clock output)
- · Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- · Clock Rate (Master mode only)
- · Slave Select Mode (Slave mode only)


The SSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device. MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-2 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

EXAMPLE 11-2: LOADING THE SSPBUF (SSPSR) REGISTER (PIC16C66/67)

```
BCF
           STATUS. RP1
                           ;Specify Bank 1
     BSF
           STATUS, RP0
LOOP BTESS SSPSTAT, BE
                           ·Has data been
                           :received
                           :(transmit
                           ;complete)?
     GOTO LOOP
                           :No
     BCF
           STATUS RPO
                           ;Specify Bank 0
                           ;W reg = contents
     MOVE
          SSPBUF, W
                           : of SSPBUF
     MOVWE RYDATA
                           ;Save in user RAM
     MOVE
           TYDATA. W
                           ;W reg = contents
                           ; of TXDATA
     MOVWF SSPBUF
                           ; New data to xmit
```

The block diagram of the SSP module, when in SPI mode (Figure 11-9), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 11-9: SSP BLOCK DIAGRAM (SPI MODE)(PIC16C66/67)




11.5.1.3 TRANSMISSION

When the $R\overline{W}$ bit of the incoming address byte is set and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is set. The received address is loaded into the SSPBUF register. The \overline{ACK} pulse will be sent on the ninth bit, and pin RC3/SCK/SCL is held low. The transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP (SSPCON<4>). The master must monitor the SCL pin prior to asserting another clock pulse. The slave devices may be holding off the master by stretching the clock. The eight data bits are shifted out on the falling edge of the SCL input. This ensures that the SDA signal is valid during the SCL high time (Figure 11-26).

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF must be cleared in software, and the SSPSTAT register is used to determine the status of the byte. Flag bit SSPIF is set on the falling edge of the ninth clock pulse.

As a slave-transmitter, the \overline{ACK} pulse from the master-receiver is latched on the rising edge of the ninth SCL input pulse. If the SDA line was high (not \overline{ACK}), then the data transfer is complete. When the \overline{ACK} is latched by the slave, the slave logic is reset (resets SSPSTAT register) and the slave then monitors for another occurrence of the START bit. If the SDA line was low (\overline{ACK}), the transmit data must be loaded into the SSPBUF register, which also loads the SSPSR register. Then pin RC3/SCK/SCL should be enabled by setting bit CKP.

FIGURE 11-26: I²C WAVEFORMS FOR TRANSMISSION (7-BIT ADDRESS)



13.2 Oscillator Configurations

Applicable Devices
61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

13.2.1 OSCILLATOR TYPES


The PIC16CXX can be operated in four different oscillator modes. The user can program two configuration bits (FOSC1 and FOSC0) to select one of these four modes:

- LP Low Power CrystalXT Crystal/Resonator
- HS High Speed Crystal/Resonator
- RC Resistor/Capacitor

13.2.2 CRYSTAL OSCILLATOR/CERAMIC RESONATORS

In LP, XT, or HS modes a crystal or ceramic resonator is connected to the OSC1/CLKIN and OSC2/CLKOUT pins to establish oscillation (Figure 13-4). The PIC16CXX oscillator design requires the use of a parallel cut crystal. Use of a series cut crystal may give a frequency out of the crystal manufacturers specifications. When in LP, XT, or HS modes, the device can have an external clock source to drive the OSC1/CLKIN pin (Figure 13-5).

FIGURE 13-4: CRYSTAL/CERAMIC RESONATOR OPERATION (HS, XT OR LP OSC CONFIGURATION)



See Table 13-1, Table 13-3, Table 13-2 and Table 13-4 for recommended values of C1 and C2.

- Note 1: A series resistor may be required for AT strip cut crystals.
 - For the PIC16C61 the buffer is on the OSC2 pin, all other devices have the buffer on the OSC1 pin.

FIGURE 13-5: EXTERNAL CLOCK INPUT OPERATION (HS, XT OR LP OSC CONFIGURATION)




TABLE 14-2: PIC16CXX INSTRUCTION SET

Mnemonic	,	Description	Cycles		14-Bit	Opcode	е	Status	Notes
Operands				MSb			LSb	Affected	
BYTE-ORIE	ENTED	FILE REGISTER OPERATIONS							
ADDWF	f, d	Add W and f	1	00	0111	dfff	ffff	C,DC,Z	1,2
ANDWF	f, d	AND W with f	1	0.0	0101	dfff	ffff	Z	1,2
CLRF	f	Clear f	1	0.0	0001	lfff	ffff	Z	2
CLRW	-	Clear W	1	0.0	0001	0xxx	xxxx	Z	
COMF	f, d	Complement f	1	0.0	1001	dfff	ffff	Z	1,2
DECF	f, d	Decrement f	1	0.0	0011	dfff	ffff	Z	1,2
DECFSZ	f, d	Decrement f, Skip if 0	1(2)	0.0	1011	dfff	ffff		1,2,3
INCF	f, d	Increment f	1	0.0	1010	dfff	ffff	Z	1,2
INCFSZ	f, d	Increment f, Skip if 0	1(2)	00	1111	dfff	ffff		1,2,3
IORWF	f, d	Inclusive OR W with f	1	00	0100	dfff	ffff	Z	1,2
MOVF	f, d	Move f	1	00	1000	dfff	ffff	Z	1,2
MOVWF	f	Move W to f	1	0.0	0000	lfff	ffff		
NOP	-	No Operation	1	0.0	0000	0xx0	0000		
RLF	f, d	Rotate Left f through Carry	1	0.0	1101	dfff	ffff	С	1,2
RRF	f, d	Rotate Right f through Carry	1	0.0	1100	dfff	ffff	С	1,2
SUBWF	f, d	Subtract W from f	1	0.0	0010	dfff	ffff	C,DC,Z	1,2
SWAPF	f, d	Swap nibbles in f	1	0.0	1110	dfff	ffff		1,2
XORWF	f, d	Exclusive OR W with f	1	00	0110	dfff	ffff	Z	1,2
BIT-ORIEN	TED FIL	E REGISTER OPERATIONS							
BCF	f, b	Bit Clear f	1	01	00bb	bfff	ffff		1,2
BSF	f, b	Bit Set f	1	01	01bb	bfff	ffff		1,2
BTFSC	f, b	Bit Test f, Skip if Clear	1 (2)	01	10bb	bfff	ffff		3
BTFSS	f, b	Bit Test f, Skip if Set	1 (2)	01	11bb	bfff	ffff		3
LITERAL A	ND CO	NTROL OPERATIONS							
ADDLW	k	Add literal and W	1	11	111x	kkkk	kkkk	C,DC,Z	
ANDLW	k	AND literal with W	1	11	1001	kkkk	kkkk	Z	
CALL	k	Call subroutine	2	10	0kkk	kkkk	kkkk		
CLRWDT	-	Clear Watchdog Timer	1	0.0	0000	0110	0100	TO,PD	
GOTO	k	Go to address	2	10	1kkk	kkkk	kkkk		
IORLW	k	Inclusive OR literal with W	1	11	1000	kkkk	kkkk	Z	
MOVLW	k	Move literal to W	1	11	00x	kkkk	kkkk		
RETFIE	-	Return from interrupt	2	0.0	0000	0000	1001		
RETLW	k	Return with literal in W	2	11	01xx	kkkk	kkkk		
RETURN	-	Return from Subroutine	2	00	0000	0000	1000		
SLEEP	-	Go into standby mode	1	00	0000	0110	0011	TO,PD	
SUBLW	k	Subtract W from literal	1	11	110x	kkkk	kkkk	C,DC,Z	
XORLW	k	Exclusive OR literal with W	1	11	1010	kkkk	kkkk	Z	

Note 1: When an I/O register is modified as a function of itself (e.g., MOUF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is '1' for a pin configured as input and is driven low by an external device, the data will be written back with a '0'.

^{2:} If this instruction is executed on the TMR0 register (and, where applicable, d = 1), the prescaler will be cleared if assigned to the Timer0 Module.

^{3:} If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

NOP No Operation Syntax: [label] NOP Operands: None Operation: No operation Status Affected: None Encoding: 0000 0xx00000 Description: No operation. Words: Cycles: 1 Q3 Q4 Q Cycle Activity: Q1 Q2 Decode No-No-No-Operation Operation Operation

NOP

RETFIE	Return fr	om Inter	rupt					
Syntax:	[label]	RETFIE						
Operands:	None							
Operation:	$ TOS \rightarrow PC, $							
Status Affected:	None							
Encoding:	0.0	0000	0000	1001				
Description:	Return from Interrupt. Stack is POPed and Top of Stack (TOS) is loaded in the PC. Interrupts are enabled by setting Global Interrupt Enable bit, GIE (INTCON<7>). This is a two cycle instruction.							
Words:	1							
Cycles:	2							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
1st Cycle	Decode	No- Operation	Set the GIE bit	Pop from the Stack				
2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation				

 OPTION
 Load Option Register

 Syntax:
 [label] OPTION

 Operands:
 None

Operation: $(W) \rightarrow OPTION$

Status Affected: None

Encoding:

Description:

Example

The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it.

0110

0010

0000

Words: 1
Cycles: 1
Example

To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

After Interrupt

PC = TOS GIE = 1

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

15.4 **Timing Parameter Symbology**

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
Т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:		
pp			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	SS	SS
dt	Data in	tO	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:	·	
S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			

Bus free Tcc:st (I²C specifications only)

output access

AA

BUF

CC				
HD	Hold	SU	Setup	
ST				
DAT	DATA input hold	STO	STOP condition	
STA	START condition			


High

Low

High

Low

FIGURE 15-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



17.5 Timing Diagrams and Specifications

FIGURE 17-2: EXTERNAL CLOCK TIMING




TABLE 17-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	1,000	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High	100	_	_	ns	XT oscillator
	TosH	or Low Time	2.5	_	_	μS	LP oscillator
			15	_		ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise	_	_	25	ns	XT oscillator
	TosF	or Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 19-11: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




TABLE 19-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 C 65		_	80	ns	
		Clock high to data out valid	PIC16 LC 65		_	100	ns	
121	Tckrf	Clock out rise time and fall time	PIC16 C 65		_	45	ns	
		(Master Mode)	PIC16 LC 65		_	50	ns	
122	Tdtrf	Data out rise time and fall time	PIC16 C 65	-	_	45	ns	
			PIC16 LC 65	_	_	50	ns	

t: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 19-12: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




TABLE 19-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
125	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK ↓ (DT setup time)	15	_	_	ns	
126	TckL2dtl	Data hold after CK ↓ (DT hold time)	15	_	_	ns	

^{†:} Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS	3. Tcc:st	(I ² C specifications only)
2. TppS	4. Ts	(I ² C specifications only)
Т		
F Frequency	Т	Time
Lowercase letters (pp) and their meanings:		

	(hh) and manifest		
pp			
СС	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR


Uppercase letters and their meanings:

S			
F	Fall	Р	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I²C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 20-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



21.2 DC Characteristics: PIC16LCR63/R65-04 (Commercial, Industrial)

	Standard Operating Conditions (unless otherwise stated)								
DC CHA	DC CHARACTERISTICS Operating temperature -40° C $\leq TA \leq +85^{\circ}$ C for industrial and								
0° C $\leq TA \leq +70^{\circ}$ C for commercial									
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions		
D001	Supply Voltage	VDD	3.0	-	5.5	٧	LP, XT, RC osc configuration (DC - 4 MHz)		
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	>			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details		
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details		
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	٧	BODEN configuration bit is enabled		
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)		
D010A			-	22.5	48	μΑ	LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled		
D015*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μА	BOR enabled, VDD = 5.0V		
D020	Power-down Current	IPD	-	7.5	30	μА	VDD = 3.0V, WDT enabled, -40°C to +85°C		
D021	(Note 3, 5)		-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C		
D021A			-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C		
D023*	Brown-out Reset Current (Note 6)	Δlbor	-	350	425	μΑ	BOR enabled, VDD = 5.0V		

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

FIGURE 21-11: I²C BUS DATA TIMING




TABLE 21-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	_	μs	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TcY	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μS	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5Tcy	_		
102*	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	_	μS	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μS	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	_	μS	After this period the first clock
		time	400 kHz mode	0.6	_	μS	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	_	ns	
			400 kHz mode	0	0.9	μS	
107*	Tsu:dat	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92*	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μS	
		time	400 kHz mode	0.6	_	μS	
109*	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

FIGURE 22-9: SPI MASTER MODE TIMING (CKE = 0)






FIGURE 22-10: SPI MASTER MODE TIMING (CKE = 1)



24.9 28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil) (JW)

e: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Ceramic Side Brazed Dual In-Line (CER)							
Millimeters				Inches			
Symbol	Min	Max	Notes	Min	Max	Notes	
α	0°	10°		0°	10°		
Α	3.937	5.030		0.155	0.198		
A1	1.016	1.524		0.040	0.060		
A2	2.921	3.506		0.115	0.138		
A3	1.930	2.388		0.076	0.094		
В	0.406	0.508		0.016	0.020		
B1	1.219	1.321	Typical	0.048	0.052		
С	0.228	0.305	Typical	0.009	0.012		
D	35.204	35.916		1.386	1.414		
D1	32.893	33.147	Reference	1.295	1.305		
E	7.620	8.128		0.300	0.320		
E1	7.366	7.620		0.290	0.300		
e1	2.413	2.667	Typical	0.095	0.105		
eA	7.366	7.874	Reference	0.290	0.310		
eB	7.594	8.179		0.299	0.322		
L	3.302	4.064		0.130	0.160		
N	28	28		28	28		
S	1.143	1.397		0.045	0.055		
S1	0.533	0.737		0.021	0.029		

SPI Master/Slave Connection...... 87 INDEX Numerics Timer0 65 9-bit Receive Enable bit, RX9......106 Timer1 72 9th bit of received data, RX9D.......106 Timer2 75 USART Receive 114 USART Transmit 112 Α Watchdog Timer 140 Absolute Maximum Ratings.......163, 183, 199, 215, 231, 247, 263 BOR 47. 131 ACK.......96, 100, 101 BRGH 105 ALU9 AN552 (Implementing Wake-up on Key Stroke) 53 Buffer Full Status bit, BF...... 84, 89 AN556 (Implementing a Table Read)48 AN594 (Using the CCP Modules)77 C Capture Baud Rate Formula......107 Block Diagram 78 **Baud Rates** Pin Configuration 78 Asynchronous Mode108 Prescaler 79 Error, Calculating 107 RX Pin Sampling, Timing Diagrams......110, 111 Capture Interrupt 78 Sampling......110 Capture/Compare/PWM (CCP) Synchronous Mode......108 Capture Mode...... 78 Capture Mode Block Diagram 78 **Block Diagrams** CCP1......77 Capture Mode Operation78 CCP2......77 Compare Mode Block Diagram 79 Overview...... 63 External Parallel Resonant Crystal Circuit 127 PWM Block Diagram 80 External Series Resonant Crystal Circuit.......127 I²C Mode......99 PWM, Example Frequencies/Resolutions 81 In-circuit Programming Connections......142 Parallel Slave Port, PORTD-PORTE61 PIC16C62 11 PIC16C63 12 CCP1 Interrupt Flag bit, CCP1IF41 PIC16C6411 CCP1 Mode Select bits......78 PIC16C64A11 CCP1CON......24, 26, 28, 30, 32, 34 CCP1IE 38 CCP1IF.......41 PIC16C66 13 CCP1M3:CCM1M0......78 CCP1X:CCP1Y.......78 PIC16CR62......11 CCP2 Interrupt Enable bit, CCP2IE......45 PIC16CR63......12 CCP2 Interrupt Flag bit, CCP2IF.......46 PIC16CR64......11 CCP2 Mode Select bits......78 PIC16CR65......12 CCP2CON 24, 26, 28, 30, 32, 34 CCP2IE......45 PORTD (I/O Mode)57 PORTE (I/O Mode)58 PWM80 CCP2X:CCP2Y......78 RA3:RA0 pins51 CCPR1H......24, 26, 28, 30, 32, 34 RA4/T0CKI pin51 CCPR1L 24, 26, 28, 30, 32, 34 RA5 pin51 CCPR2L 24, 26, 28, 30, 32, 34 CKE 89 RC Oscillator Mode......127

CKP 85, 90

Clearing Interrupts53	44-Lead Plastic Surface Mount (MQFP
Clock Polarity Select bit, CKP85, 90	10x10 mm Body 1.6/0.15 mm Lead Form) 302, 303
Clock Polarity, SPI Mode87	Device Varieties
Clock Source Select bit, CSRC105	Digit Carry
Clocking Scheme18	Digit Carry bit39
Code Examples	Direct Addressing49
Changing Between Capture Prescalers79	F
Ensuring Interrupts are Globally Disabled136	E
Indirect Addressing49	Electrical Characteristics 163, 183, 199, 215, 231, 247, 263
Initializing PORTA51	External Clock Synchronization, TMR0 67
Initializing PORTB53	F
Initializing PORTC55	г
Loading the SSPBUF Register86	Family of Devices
Loading the SSPBUF register91	PIC12CXXX309
Reading a 16-bit Free-running Timer73	PIC14C000309
Read-Modify-Write on an I/O Port60	PIC16C15X310
Saving Status, W, and PCLATH Registers139	PIC16C55X31
Subroutine Call, Page0 to Page149	PIC16C5X310
Code Protection142	PIC16C62X and PIC16C64X31
Compare	PIC16C6X
Block Diagram79	PIC16C7XX
Mode79	PIC16C8X313
Pin Configuration79	PIC16C9XX313
Software Interrupt79	PIC17CXX
Special Event Trigger79	FERR100
Computed GOTO48	Framing Error bit, FERR106
Configuration Bits123	FSR24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
Configuration Word, Diagram124	Fuzzy Logic Dev. System (fuzzyTECH®-MP) 159, 16 ⁻¹
Connecting Two Microcontrollers87	^
Continuous Receive Enable bit, CREN106	G
CREN	General Description
CSRC	General Purpose Registers
	GIE3
D	Global Interrupt Enable bit, GIE3
D/A84, 89	Graphs
Data/Address bit, D/A84, 89	PIC16C6X28
Data Memory	PIC16C61 173
Organization20	ш
Section	Н
Data Sheet	High Baud Rate Select bit, BRGH105
Compatibility307	1
Modifications307	•
What's New308	I/O Ports, Section5
DC35	I ² C
DC CHARACTERISTICS 164, 184, 200, 216, 232, 248, 264	Addressing100
Development Support159	Addressing I ² C Devices96
Development Tools	Arbitration
Device Drawings	Block Diagram99
18-Lead Ceramic CERDIP Dual In-line	Clock Synchronization98
with Window (300 mil)296	Combined Format9
18-Lead Plastic Dual In-line (300 mil)	I ² C Operation99
18-Lead Plastic Surface Mount	I ² C Overview99
(SOIC - Wide, 300 mil Body)294	Initiating and Terminating Data Transfer 95
28-Lead Ceramic CERDIP Dual In-line with	Master Mode103
Window (300 mil))297	Master-Receiver Sequence 97
28-Lead Ceramic Side Brazed Dual In-Line	Master-Transmitter Sequence
	Mode99
with Window (300 mil)	Mode Selection99
28-Lead Plastic Dual In-line (300 mil)292	Multi-master98
28-Lead Plastic Surface Mount	Multi-Master Mode
(SOIC - Wide, 300 mil Body)	Reception
28-Lead Plastic Surface Mount	Reception Timing Diagram10
(SSOP - 209 mil Body 5.30 mm)300	SCL and SDA pins
40-Lead Ceramic CERDIP Dual In-line	Slave Mode
with Window (600 mil)298	START 99
40-Lead Plastic Dual In-line (600 mil)	STOP
44-Lead Plastic Leaded Chip Carrier (Square)301	0.0.

gisters	PORTD	
CCP1CON	Section	57
Diagram78	Summary	28, 30, 32
Section78	PORTE	
Summary24, 26, 28, 30, 32	Section	58
CCP2CON	Summary	28, 30, 32
Diagram 78	PR2	
Section78	Summary	25, 27, 29, 31, 33
Summary26, 30, 32	RCREG	
CCPR1H	Summary	26, 30, 32
Summary24, 26, 28, 30, 32	RCSTA	• •
CCPR1L		106
Summary	•	26, 30, 32
CCPR2H	SPBRG	20, 00, 02
Summary26, 30, 32		27, 31, 33
CCPR2L	SSPBUF	
Summary26, 30, 32		86
FSR		24, 26, 28, 30, 32
	•	24, 20, 26, 30, 32
Indirect Addressing	SSPCON	0.0
Summary24, 26, 28, 30, 32, 34		
INDF	•	24, 26, 28, 30, 32
Indirect Addressing	SSPSR	
Summary24, 26, 28, 30, 32, 34		86
INTCON	SSPSTAT	
Diagram37	Diagram	84
Section37	Section	84
Summary24, 26, 28, 30, 32, 34	Summary	25, 27, 29, 31, 33
OPTION	STATUS	
Diagram 36	Diagram	35
Section	Section	35
Summary		24, 26, 28, 30, 32, 34
PCL	T1CON	21, 20, 20, 00, 02, 0
Section48		71
Summary	ě .	71
PCLATH 40		24, 26, 28, 30, 32
Section	T2CON	
Summary24, 26, 28, 30, 32, 34	•	
PCON		75
Diagram47	•	24, 26, 28, 30, 32
Section47	TMR0	
Summary25, 27, 29, 31, 33	Summary	24, 26, 28, 30, 32, 34
PIE1	TMR1H	
Diagram 40	Summary	24, 26, 28, 30, 32
Section	TMR1L	
Summary25, 27, 29, 31, 33	Summary	24, 26, 28, 30, 32
PIE2	TMR2	
Diagram45		24, 26, 28, 30, 32
Section45	TRISA	2 1, 20, 20, 00, 02
		51
Summary		
PIR1	•	25, 27, 29, 31, 33
Diagram44	TRISB	
Section41		53
Summary24, 26, 28, 30, 32	Summary	25, 27, 29, 31, 33, 34
PIR2	TRISC	
Diagram46	Section	55
Section46	Summary	25, 27, 29, 31, 33
Summary	TRISD	. , , , , , ,
PORTA		57
Section51		29, 31, 33
Summary	TRISE	20, 01, 00
PORTB		58
	•	
Section		
Summary24, 26, 28, 30, 32, 34		29, 31, 33
PORTC	TXREG	
Section55	Summary	26, 30, 32
Summany 24 26 28 30 32		