



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c63-10-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

4-3:	SPECIA		TION RE	GISTER	S FOR T	HE PIC1	6C63/R6	3 (Cont	.'d)			
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets <sup>(3)</sup>		
INDF	Addressing	this location	uses conte	nts of FSR to	address dat	a memory (n	ot a physica	register)	0000 0000	0000 0000		
OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111		
PCL	Program Co	Program Counter's (PC) Least Significant Byte 0000 0000										
STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	с	0001 1xxx	000q quuu		
FSR	Indirect data	a memory ac	ldress point	er					xxxx xxxx	uuuu uuuu		
TRISA	_	_	PORTA Da	ta Direction F	Register				11 1111	11 1111		
TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111		
TRISC	PORTC Dat	ta Direction I	Register						1111 1111	1111 1111		
_	Unimpleme	nted							_	_		
_	Unimpleme	nted							_	_		
PCLATH	—	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000		
INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u		
PIE1	(5)	(5)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000		
PIE2	—	-	-	_	_	_	_	CCP2IE	0	0		
PCON	_			_	_	_	POR	BOR	qq	uu		
_	Unimpleme	nted							-	_		
_	Unimpleme	nted							_	_		
_	Unimpleme	nted							-	_		
PR2	Timer2 Peri	od Register							1111 1111	1111 1111		
SSPADD	Synchronou	is Serial Por	t (I <sup>2</sup> C mode)	Address Re	gister				0000 0000	0000 0000		
SSPSTAT	—	_	D/A	Р	S	R/W	UA	BF	00 0000	00 0000		
_	Unimpleme	nted							-	_		
—	Unimpleme	nted							-	-		
_	Unimpleme	nted							-	—		
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010		
SPBRG	Baud Rate	Baud Rate Generator Register 0000 000										
_	Unimpleme	Unimplemented										
_	Unimplemented — —											
_	Unimplemented — —											
_	- Unimplemented — —											
- Unimplemented												
_	Unimpleme	nted							-	-		
	Name INDF OPTION PCL STATUS FSR TRISA TRISA TRISC PCLATH INTCON PIE1 PIE2 PCON PIE2 SSPADD SSPSTAT PR2 SSPADD SSPSTAT	Name     Bit 7       INDF     Addressing       OPTION     RBPU       PCL     Program Co       STATUS     IRP(4)       FSR     Indirect data       TRISA     PORTB Data       TRISC     VIImpleme       —     Unimpleme       PCLATH     —       PIE1     (5)       PIE2     —       PCON     —       —     Unimpleme       —     Unimpleme	NameBit 7Bit 6INDFAddressing this locationOPTIONRBPUINTEDGPCLProgram Curter's (PC)STATUSIRP(4)RP1(4)FSRIndirect datamemory acTRISA——TRISAPORTB DataDirection FTRISCPORTB DataDirection FOPTIONGIEPORTBTRISCPORTC DataDirection FOPTIONGIEPEIEPCLATH——PCLATH——PCONGIEPEIEPIE2Indirect dataFONImplemented——ONImplemented——PCON——Miner SprandSynchronusSerial PortSSPADDSynchronusSerial PortSSPSTAT———Unimplemented——UnimplementedTMiner SprandCSRCTX9SPBRGBaud RateGenerator Ration Ration—Unimplemented——Unimplemented——Unimplemented——UnimplementedTX57ACSRCTX9SPBRGBaud RateGenerator Ration Ration—Unimplemented——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented <td>NameBit 7Bit 6Bit 5INDFAddressing is locationOPTIONRBPUINTEDGTOCSPCLProgramPCLProgramSTATUSIRP(4)RP1(4)RPCIndirect dataTRISA——PORTB DataDirectionTRISBPORTB DataDIRGTDirectionTRISCPORTB DataPORTA DaDirectionTRISCPORTB DataPILATH——UnimplementPCLATH—Minoplem—PCONGIEPIE1(5)INTCONGIEPIE2—UnimplementedPCON——UnimplementedPCON——UnimplementedPCON——UnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode)SSPSTAT——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented<td>NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP1<sup>(4)</sup>RP0TOFSRIndirect datamemory address pointerTRISAPORTA DataDirection RegisterTRISA—TRISA——PORTA DataDirection FTRISBPORTB DataDirection RegisterTOTRISCPORTC DataDirection RegisterTOPCLATH———UnimplementedUnimplementedPIE1(5)(5)RCIEPIE2———Unimplemented——PCON———UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode) Address RegisterSSPSTAT——MimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplem</td><td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPCLATH———Write Buffer for the upperINTCONGIEPEIETOIEINTERBIEPIE1(5)(5)RCIETXIESSPIEPIE2——————Unimplemented—————PCON——————UUnimplementedUnimplementedSSPIESSPIESSPIEPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode) Address RegisterSSPADDSSPSTAT———D/Ā<p< td="">S—UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented—<td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF         Addressirs         INTEDG         TOCS         TOSE         PSA         PS2           PCL         Program Counter's (PC)         Least Significant Byte         Versite         Ve</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           INDF         Addressing this location uses contents of FSR to address data memory (not a physical OPTION         RBPU         INTEDG         TOSS         PSA         PS2         PS1           PCL         Program Conter's (PC)         Least Significant Byte         STATUS         IRP<sup>(4)</sup>         RP1         RP0         TO         PD         Z         DC           FSR         Indirect data         memory address pointer         FSR         Indirect data         DC         PORTA Data Direction Register           TRISA         —         —         PORTA Data Direction Register         Unimplemented         Unimplemented         INTE         RBIE         TOIF         INTE         INTE           PCLATH         —         —         —         Write Buffer for the upper 5 bits of the Program C         INTE         INTE         INTE         INTE         INTE         PIE1         INTE         INTE</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMRIE         TMRIE         TMRIE         TMRIE         TMRIE<td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000         0000           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           TRISA         -         -         PORTA Data Direction Register         -         -         -         -         -         -         -         -         -         -         -</td></td></p<></td></td>	NameBit 7Bit 6Bit 5INDFAddressing is locationOPTIONRBPUINTEDGTOCSPCLProgramPCLProgramSTATUSIRP(4)RP1(4)RPCIndirect dataTRISA——PORTB DataDirectionTRISBPORTB DataDIRGTDirectionTRISCPORTB DataPORTA DaDirectionTRISCPORTB DataPILATH——UnimplementPCLATH—Minoplem—PCONGIEPIE1(5)INTCONGIEPIE2—UnimplementedPCON——UnimplementedPCON——UnimplementedPCON——UnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode)SSPSTAT——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented <td>NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP1<sup>(4)</sup>RP0TOFSRIndirect datamemory address pointerTRISAPORTA DataDirection RegisterTRISA—TRISA——PORTA DataDirection FTRISBPORTB DataDirection RegisterTOTRISCPORTC DataDirection RegisterTOPCLATH———UnimplementedUnimplementedPIE1(5)(5)RCIEPIE2———Unimplemented——PCON———UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode) Address RegisterSSPSTAT——MimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplem</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPCLATH———Write Buffer for the upperINTCONGIEPEIETOIEINTERBIEPIE1(5)(5)RCIETXIESSPIEPIE2——————Unimplemented—————PCON——————UUnimplementedUnimplementedSSPIESSPIESSPIEPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode) Address RegisterSSPADDSSPSTAT———D/Ā<p< td="">S—UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented—<td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF         Addressirs         INTEDG         TOCS         TOSE         PSA         PS2           PCL         Program Counter's (PC)         Least Significant Byte         Versite         Ve</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           INDF         Addressing this location uses contents of FSR to address data memory (not a physical OPTION         RBPU         INTEDG         TOSS         PSA         PS2         PS1           PCL         Program Conter's (PC)         Least Significant Byte         STATUS         IRP<sup>(4)</sup>         RP1         RP0         TO         PD         Z         DC           FSR         Indirect data         memory address pointer         FSR         Indirect data         DC         PORTA Data Direction Register           TRISA         —         —         PORTA Data Direction Register         Unimplemented         Unimplemented         INTE         RBIE         TOIF         INTE         INTE           PCLATH         —         —         —         Write Buffer for the upper 5 bits of the Program C         INTE         INTE         INTE         INTE         INTE         PIE1         INTE         INTE</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMRIE         TMRIE         TMRIE         TMRIE         TMRIE<td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000         0000           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           TRISA         -         -         PORTA Data Direction Register         -         -         -         -         -         -         -         -         -         -         -</td></td></p<></td>	NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP <sup>(4)</sup> RP1 <sup>(4)</sup> RP0TOFSRIndirect datamemory address pointerTRISAPORTA DataDirection RegisterTRISA—TRISA——PORTA DataDirection FTRISBPORTB DataDirection RegisterTOTRISCPORTC DataDirection RegisterTOPCLATH———UnimplementedUnimplementedPIE1(5)(5)RCIEPIE2———Unimplemented——PCON———UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode) Address RegisterSSPSTAT——MimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplem	NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP <sup>(4)</sup> RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPCLATH———Write Buffer for the upperINTCONGIEPEIETOIEINTERBIEPIE1(5)(5)RCIETXIESSPIEPIE2——————Unimplemented—————PCON——————UUnimplementedUnimplementedSSPIESSPIESSPIEPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode) Address RegisterSSPADDSSPSTAT———D/Ā <p< td="">S—UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented———UnimplementedUnimplemented—<td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF         Addressirs         INTEDG         TOCS         TOSE         PSA         PS2           PCL         Program Counter's (PC)         Least Significant Byte         Versite         Ve</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           INDF         Addressing this location uses contents of FSR to address data memory (not a physical OPTION         RBPU         INTEDG         TOSS         PSA         PS2         PS1           PCL         Program Conter's (PC)         Least Significant Byte         STATUS         IRP<sup>(4)</sup>         RP1         RP0         TO         PD         Z         DC           FSR         Indirect data         memory address pointer         FSR         Indirect data         DC         PORTA Data Direction Register           TRISA         —         —         PORTA Data Direction Register         Unimplemented         Unimplemented         INTE         RBIE         TOIF         INTE         INTE           PCLATH         —         —         —         Write Buffer for the upper 5 bits of the Program C         INTE         INTE         INTE         INTE         INTE         PIE1         INTE         INTE</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMRIE         TMRIE         TMRIE         TMRIE         TMRIE<td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000         0000           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           TRISA         -         -         PORTA Data Direction Register         -         -         -         -         -         -         -         -         -         -         -</td></td></p<>	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF         Addressirs         INTEDG         TOCS         TOSE         PSA         PS2           PCL         Program Counter's (PC)         Least Significant Byte         Versite         Ve	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           INDF         Addressing this location uses contents of FSR to address data memory (not a physical OPTION         RBPU         INTEDG         TOSS         PSA         PS2         PS1           PCL         Program Conter's (PC)         Least Significant Byte         STATUS         IRP <sup>(4)</sup> RP1         RP0         TO         PD         Z         DC           FSR         Indirect data         memory address pointer         FSR         Indirect data         DC         PORTA Data Direction Register           TRISA         —         —         PORTA Data Direction Register         Unimplemented         Unimplemented         INTE         RBIE         TOIF         INTE         INTE           PCLATH         —         —         —         Write Buffer for the upper 5 bits of the Program C         INTE         INTE         INTE         INTE         INTE         PIE1         INTE         INTE	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMRIE         TMRIE         TMRIE         TMRIE         TMRIE <td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000         0000           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         11xx           TRISA         -         -         PORTA Data Direction Register         -         -         -         -         -         -         -         -         -         -         -</td>	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000         0000           STATUS         Inp <sup>(4)</sup> RP1 <sup>(4)</sup> RP0         TO         PD         Z         DC         C         0001         11xxx           STATUS         Inp <sup>(4)</sup> RP1 <sup>(4)</sup> RP0         TO         PD         Z         DC         C         0001         11xx           STATUS         Inp <sup>(4)</sup> RP1 <sup>(4)</sup> RP0         TO         PD         Z         DC         C         0001         11xx           TRISA         -         -         PORTA Data Direction Register         -         -         -         -         -         -         -         -         -         -         -		

 TABLE 4-3:
 SPECIAL FUNCTION REGISTERS FOR THE PIC16C63/R63 (Cont.'d)

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16C63/R63, always maintain these bits clear.

5: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C63/R63, always maintain these bits clear.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets <sup>(3)</sup>
Bank 0											
00h <sup>(1)</sup>	INDF	Addressing	this location	uses conter	ts of FSR to	address data	a memory (n	ot a physical	register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Signi	ficant Byte					0000 0000	0000 0000
03h <sup>(1)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
04h <sup>(1)</sup>	FSR	Indirect dat	a memory ac	Idress pointe	ər					xxxx xxxx	uuuu uuuu
05h	PORTA	_	_	PORTA Dat	a Latch wher	n written: PO	RTA pins wh	en read		xx xxxx	uu uuuu
06h	PORTB	PORTB Da	ta Latch whe	n written: PC	ORTB pins wi	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Da	ta Latch whe	n written: PO	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h <sup>(5)</sup>	PORTD	PORTD Da	ta Latch whe	n written: PO	ORTD pins w	hen read				xxxx xxxx	uuuu uuuu
09h <sup>(5)</sup>	PORTE	—	—	—	—	—	RE2	RE1	RE0	xxx	uuu
0Ah <sup>(1,2)</sup>	PCLATH	—	—		Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 0000
0Ch	PIR1	PSPIF <sup>(6)</sup>	(4)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh	PIR2	—	—			—	—	—	CCP2IF	0	0
0Eh	TMR1L	Holding reg	ister for the I	_east Signific	cant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the I	Most Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	—	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	us Serial Por	t Receive Bu	ffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	SSPOV	SSPEN	СКР	SSPM3	SSPM2	SSPM1	SSPM0	0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	1 (LSB)						xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Co	mpare/PWM	1 (MSB)						xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Transmit Data Register								0000 0000	0000 0000
1Ah	RCREG	USART Re	USART Receive Data Register								0000 0000
1Bh	CCPR2L	Capture/Compare/PWM2 (LSB)								xxxx xxxx	uuuu uuuu
1Ch	CCPR2H	Capture/Compare/PWM2 (MSB)							xxxx xxxx	uuuu uuuu	
1Dh	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000
1Eh-1Fh	-	Unimpleme	nted							—	—

## TABLE 4-6: SPECIAL FUNCTION REGISTERS FOR THE PIC16C66/67

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: PIE1<6> and PIR1<6> are reserved on the PIC16C66/67, always maintain these bits clear.

5: PORTD, PORTE, TRISD, and TRISE are not implemented on the PIC16C66, read as '0'.

6: PSPIF (PIR1<7>) and PSPIE (PIE1<7>) are reserved on the PIC16C66, maintain these bits clear.

Г

# FIGURE 4-17: PIR1 REGISTER FOR PIC16C63/R63/66 (ADDRESS 0Ch)

_	_	RCIF	TXIF	SSPIF	CCP1IF	TMB2IF	TMR1IF	B = Beadable	hit
bit7		1101					bit0	W = Writable U = Unimpler read as ' - n = Value at	bit nented bit, 0'
bit 7-6:	Reserved:	Always ma	intain thes	e bits clear.					
bit 5:	<b>RCIF:</b> USA 1 = The US 0 = The US	ART receiv	e buffer is	full (cleared	l by reading	RCREG)			
bit 4:	<b>TXIF:</b> USA 1 = The US 0 = The US	ART transr	nit buffer is	empty (cle	ared by writi	ng to TXRE	G)		
bit 3:	<b>SSPIF</b> : Syr 1 = The tra 0 = Waiting	nsmission/ı	eception is		ag bit must be clea	ared in softw	vare)		
bit 2:	0 = No TMI Compare M	ode 1 register c R1 register <u>Mode</u> 1 register c R1 register 2	apture occi capture oc ompare ma	curred	be cleared i ed (must be c red	,	ftware)		
bit 1:	<b>TMR2IF</b> : T 1 = TMR2 t 0 = No TMI	o PR2 mat	ch occurred	d (must be o	bit cleared in so	ftware)			
bit 0:	<b>TMR1IF</b> : T 1 = TMR1 1 0 = No TMI	register ove	rflow occur	red (must b	e cleared in	software)			
globa	0 = No TMI	R1 register	overflow or	curred	n occurs rega	ardless of th		corresponding e rupt flag bits are	

### 5.2 PORTB and TRISB Register

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

### EXAMPLE 5-2: INITIALIZING PORTB

BCF	STATUS,	RP0	;	
CLRF	PORTB		;	Initialize PORTB by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISB		;	Set RB<3:0> as inputs
			;	RB<5:4> as outputs
			;	RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overrightarrow{\text{RBPU}}$  (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are also disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB port change interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.


A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, Application Note, *"Implementing Wake-up on Key Stroke"* (AN552).

Note:	For PIC16C61/62/64/65, if a change on the
	I/O pin should occur when a read operation
	is being executed (start of the Q2 cycle),
	then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

#### FIGURE 5-3: BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR PIC16C61/62/64/65



### 5.5 PORTE and TRISE Register

## Applicable Devices


### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTE has three pins, RE2/CS, RE1/WR, and RE0/RD which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). In this mode the input buffers are TTL.

Figure 5-9 shows the TRISE register, which controls the parallel slave port operation and also controls the direction of the PORTE pins.

#### FIGURE 5-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



### FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	_	bit2	bit1	bit0	R = Readable bit
bit7							bit0	<ul> <li>W = Writable bit</li> <li>U = Unimplemented bit, read as '0'</li> <li>- n = Value at POR reset</li> </ul>
bit 7 :	<b>IBF:</b> Input 1 = A word 0 = No wor	has been	received and	is waiting t	o be read by	the CPU		
bit 6:	1 = The ou	tput buffer	ull Status bit still holds a p has been rea		ritten word			
bit 5:		occurred					(must be cle	ared in software)
bit 4:	PSPMODE 1 = Paralle 0 = Genera	I slave por		de Select t	bit			
bit 3:	Unimplem	ented: Re	ad as '0'					
	PORTE D	ata Direc	tion Bits					
bit 2:	<b>Bit2</b> : Direc 1 = Input 0 = Output		ol bit for pin Rl	E2/CS				
bit 1:	Bit1: Direc 1 = Input 0 = Output		ol bit for pin RI	E1/WR				
bit 0:	Bit0: Direc 1 = Input	tion Contro	ol bit for pin RI	E0/RD				

#### 11.2.1 OPERATION OF SSP MODULE IN SPI MODE

Applicable Devices 61 62 624 R62 63 R63 64 644 R64 65 654 R65 66 67

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

Serial Data Out (SDO)

PIC16C6X

- Serial Data In (SDI)
- Serial Clock (SCK)

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS)

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>). These control bits allow the following to be specified:

- Master Mode (SCK is the clock output)
- · Slave Mode (SCK is the clock input)
- Clock Polarity (Output/Input data on the Rising/ Falling edge of SCK)
- · Clock Rate (Master mode only)
- Slave Select Mode (Slave mode only)


The SSP consists of a transmit/receive Shift Register (SSPSR) and a Buffer register (SSPBUF). The SSPSR shifts the data in and out of the device, MSb first. The SSPBUF holds the data that was written to the SSPSR, until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the Buffer Full bit, BF (SSPSTAT<0>) and flag bit SSPIF are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit, WCOL (SSPCON<7>) will be set. User software must clear bit WCOL so that it can be determined if the following write(s) to the SSPBUF completed successfully. When the application software is expecting to receive valid data, the SSPBUF register should be read before the next byte of data to transfer is written to the SSPBUF register. The Buffer Full bit BF (SSPSTAT<0>) indicates when the SSPBUF register has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF register must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-1 shows the loading of the SSPBUF (SSPSR) register for data transmission. The shaded instruction is only required if the received data is meaningful.

### EXAMPLE 11-1: LOADING THE SSPBUF (SSPSR) REGISTER

		•	,	
	BSF	STATUS,	RP0	;Specify Bank 1
LOOP	BTFSS	SSPSTAT	, BF	;Has data been
				;received
				;(transmit
				;complete)?
	GOTO	LOOP		;No
	BCF	STATUS,	RP0	;Specify Bank 0
	MOVF	SSPBUF,	W	;W reg = contents
				; of SSPBUF
	MOVWF	RXDATA		;Save in user RAM
	MOVF	TXDATA,	W	;W reg = contents
				; of TXDATA
	MOVWF	SSPBUF		;New data to xmit

The block diagram of the SSP module, when in SPI mode (Figure 11-3), shows that the SSPSR register is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

### FIGURE 11-3: SSP BLOCK DIAGRAM (SPI MODE)




To enable the serial port, SSP enable bit SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear enable bit SSPEN, re-initialize SSPCON register, and then set enable bit SSPEN. This configures the SDI, SDO, SCK, and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRIS register) appropriately programmed. That is:

- SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set (if implemented)

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and SS could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-4 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to the same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application software. This leads to three scenarios for data transmission:

- Master sends data Slave sends dummy data
- Master sends data Slave sends data
- · Master sends dummy data Slave sends data



### FIGURE 11-4: SPI MASTER/SLAVE CONNECTION

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the software protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched interrupt flag bit SSPIF (PIR1<3>) is set.

The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-5 and Figure 11-6 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or TCY)
- Fosc/16 (or 4 TCY)
- Fosc/64 (or 16 TCY)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.


BAUD RATE (K)	Fosc = 2 KBAUD	20 MHz % ERROR	SPBRG value (decimal)	16 MHz KBAUD	% ERROR	SPBRG value (decimal)	10 MHz KBAUD	% ERROR	SPBRG value (decimal)	7.16 MH KBAUD	z ERROR	SPBRG value (decimal)
9.6	9.615	+0.16	129	9.615	+0.16	103	9.615	+0.16	64	9.520	-0.83	46
19.2	19.230	+0.16	64	19.230	+0.16	51	18.939	-1.36	32	19.454	+1.32	22
38.4	37.878	-1.36	32	38.461	+0.16	25	39.062	+1.7	15	37.286	-2.90	11
57.6	56.818	-1.36	21	58.823	+2.12	16	56.818	-1.36	10	55.930	-2.90	7
115.2	113.636	-1.36	10	111.111	-3.55	8	125	+8.51	4	111.860	-2.90	3
250	250	0	4	250	0	3	NA	-	-	NA	-	-
625	625	0	1	NA	-	-	625	0	0	NA	-	-
1250	1250	0	0	NA	-	-	NA	-	-	NA	-	-

# TABLE 12-5: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 1)

BAUD	FOSC = 5	.068 MHz	SPBRG	4 MHz		SPBRG	3.579 MH	Ηz	SPBRG	1 MHz		SPBRG	32.768	κHz	SPBRG
RATE (K)	KBAUD	% ERROR	value	KBAUD	% ERROR	value (decimal)	KBAUD	% ERROR	value	KBAUD	% ERROR	value	KBAUD	% ERROR	value (decimal)
9.6	9.6	0	32	NA	-	-	9.727	+1.32	22	8.928	-6.99	6	NA	-	-
19.2	18.645	-2.94	16	1.202	+0.17	207	18.643	-2.90	11	20.833	+8.51	2	NA	-	-
38.4	39.6	+3.12	7	2.403	+0.13	103	37.286	-2.90	5	31.25	-18.61	1	NA	-	-
57.6	52.8	-8.33	5	9.615	+0.16	25	55.930	-2.90	3	62.5	+8.51	0	NA	-	-
115.2	105.6	-8.33	2	19.231	+0.16	12	111.860	-2.90	1	NA	-	-	NA	-	-
250	NA	-	-	NA	-	-	223.721	-10.51	0	NA	-	-	NA	-	-
625	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1250	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-


**Note:** For the PIC16C63/R63/65/65A/R65 the asynchronous high speed mode (BRGH = 1) may experience a high rate of receive errors. It is recommended that BRGH = 0. If you desire a higher baud rate than BRGH = 0 can support, refer to the device errata for additional information or use the PIC16C66/67.

### FIGURE 13-14: EXTERNAL POWER-ON RESET CIRCUIT (FOR SLOW VDD POWER-UP)




- Note 1: External Power-on Reset circuit is required only if VDD power-up slope is too slow. The diode D helps discharge the capacitor quickly when VDD powers down.
  - R < 40 kΩ is recommended to make sure that voltage drop across R does not violate the devices electrical specifications.
  - 3:  $R1 = 100\Omega$  to 1 k $\Omega$  will limit any current flowing into MCLR from external capacitor C in the event of MCLR/VPP pin breakdown due to Electrostatic Discharge (ESD) or Electrostatic Overstress (EOS).

### FIGURE 13-15: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 1



- Note 1: This circuit will activate reset when VDD goes below (Vz + 0.7V) where Vz = Zener voltage.
  - Internal brown-out detection on the PIC16C62A/R62/63/R63/64A/R64/65A/ R65/66/67 should be disabled when using this circuit.
  - 3: Resistors should be adjusted for the characteristics of the transistors.

### FIGURE 13-16: EXTERNAL BROWN-OUT PROTECTION CIRCUIT 2



Note 1: This brown-out circuit is less expensive, albeit less accurate. Transistor Q1 turns off when VDD is below a certain level such that:

$$V_{DD} \bullet \frac{R1}{R1 + R2} = 0.7V$$

- 2: Internal brown-out detection on the PIC16C62A/R62/63/R63/64A/R64/65A/ R65/66/67 should be disabled when using this circuit.
- 3: Resistors should be adjusted for the characteristics of the transistors.

# 14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

#### TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

### FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### 15.1 DC Characteristics: PIC16C61-04 (Commercial, Industrial, Extended) PIC16C61-20 (Commercial, Industrial, Extended)

		Standa	rd Opei	rating	Condi	tions (ı	unless otherwise stated)				
	ACTERISTICS	$\label{eq:constraint} Operating \ temperature  -40^\circ C  \leq TA \leq +125^\circ C \ for \ extended,$									
DC CHAR	ACTERISTICS						$\leq$ TA $\leq$ +85°C for industrial and				
		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial									
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions				
D001	Supply Voltage	Vdd	4.0	-	6.0	V	XT, RC and LP osc configuration				
D001A			4.5	-	5.5	V	HS osc configuration				
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V					
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details				
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details				
D010	Supply Current (Note 2)	IDD	-	1.8	3.3	mA	Fosc = 4 MHz, VDD = 5.5V (Note 4)				
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V				
D020	Power-down Current	IPD	-	7	28	μA	VDD = 4.0V, WDT enabled, -40°C to +85°C				
D021	(Note 3)		-	1.0	14	μA	VDD = 4.0V, WDT disabled, -0°C to +70°C				
D021A			-	1.0	16	μA	VDD = 4.0V, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$				
D021B			-	1.0	20	μA	VDD = $4.0V$ , WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:


OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm. Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67











FIGURE 16-16: TRANSCONDUCTANCE (gm) OF HS OSCILLATOR vs. VDD




Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### FIGURE 18-8: PARALLEL SLAVE PORT TIMING (PIC16C64A/R64)



### TABLE 18-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C64A/R64)


Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ (setup time)		20	_	_	ns	
				25	_	-	ns	Extended Range Only
63*	TwrH2dtl	$\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data–in invalid (hold	PIC16 <b>C</b> 64A/R64	20	—	—	ns	
		time)	PIC16 <b>LC</b> 64A.R64	35	_	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		I	_	80	ns	
				—	_	90	ns	Extended Range Only
65*	TrdH2dtI	$\overline{RD}$ or $\overline{CS}$ to data-out invalid		10	_	30	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 18-10: I<sup>2</sup>C BUS START/STOP BITS TIMING




# TABLE 18-9: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	—	113	condition
91*	THD:STA	START condition	100 kHz mode	4000	—	—	ns	After this period the first clock
		Hold time	400 kHz mode	600	—	—	115	pulse is generated
92*	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns	
		Setup time	400 kHz mode	600	—	—	115	
93*	THD:STO	STOP condition	100 kHz mode	4000	—	_	ns	
		Hold time	400 kHz mode	600	—	—	115	

\*These parameters are characterized but not tested.

## Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## FIGURE 19-10: I<sup>2</sup>C BUS DATA TIMING




### TABLE 19-10: I<sup>2</sup>C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0		μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	0.6	-	μs	Devce must operate at a mini- mum of 10 MHz
			SSP Module	1.5Tcy	—		
101	TLOW	Clock low time	100 kHz mode	4.7	-	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY	—		
102	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	_	μs	After this period the first clock
		time	400 kHz mode	0.6	_	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250		ns	Note 2
			400 kHz mode	100		ns	
92	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109	TAA	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—	_	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	_	μs	before a new transmission can start
	Cb	Bus capacitive loading		—	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz)  $I^2C$ -bus device can be used in a standard-mode (100 kHz)  $I^2C$ -bus system, but the requirement tsu;DAT  $\ge$  250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode  $I^2C$  bus specification) before the SCL line is released.

### 24.13 44-Lead Plastic Surface Mount (TQFP 10x10 mm Body 1.0/0.10 mm Lead Form) (TQ)



Package Group: Plastic TQFP						
	Millimeters				Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
A	1.00	1.20		0.039	0.047	
A1	0.05	0.15		0.002	0.006	
A2	0.95	1.05		0.037	0.041	
D	11.75	12.25		0.463	0.482	
D1	9.90	10.10		0.390	0.398	
E	11.75	12.25		0.463	0.482	
E1	9.90	10.10		0.390	0.398	
L	0.45	0.75		0.018	0.030	
е	0.80	BSC		0.03	1 BSC	
b	0.30	0.45		0.012	0.018	
b1	0.30	0.40		0.012	0.016	
С	0.09	0.20		0.004	0.008	
c1	0.09	0.16		0.004	0.006	
Ν	44	44		44	44	
Θ	0°	<b>7</b> °		0°	<b>7</b> °	

Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.

2: Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.

3: This outline conforms to JEDEC MS-026.

### F.8 PIC16C8X Family of Devices

		PIC16F83	PIC16CR83	PIC16F84	PIC16CR84
Clock	Maximum Frequency of Operation (MHz)	10	10	10	10
	Flash Program Memory	512	—	1K	—
	EEPROM Program Memory	—	—	—	—
Memory	ROM Program Memory	—	512	—	1K
	Data Memory (bytes)	36	36	68	68
	Data EEPROM (bytes)	64	64	64	64
Peripher- als	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	Interrupt Sources	4	4	4	4
	I/O Pins	13	13	13	13
Features	Voltage Range (Volts)	2.0-6.0	2.0-6.0	2.0-6.0	2.0-6.0
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC	18-pin DIP, SOIC

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C8X Family devices use serial programming with clock pin RB6 and data pin RB7.

### F.9 PIC16C9XX Family Of Devices

		PIC16C923	PIC16C924
Clock	Maximum Frequency of Operation (MHz)	8	8
Manager	EPROM Program Memory	4K	4K
Memory	Data Memory (bytes)	176	176
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
	Capture/Compare/PWM Module(s)	1	1
Peripherals	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C
	Parallel Slave Port	—	—
	A/D Converter (8-bit) Channels	_	5
	LCD Module	4 Com, 32 Seg	4 Com, 32 Seg
	Interrupt Sources	8	9
	I/O Pins	25	25
	Input Pins	27	27
	Voltage Range (Volts)	3.0-6.0	3.0-6.0
Features	In-Circuit Serial Programming	Yes	Yes
	Brown-out Reset	_	—
	Packages	64-pin SDIP <sup>(1)</sup> , TQFP; 68-pin PLCC, Die	64-pin SDIP <sup>(1)</sup> , TQFP; 68-pin PLCC, Die

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C9XX Family devices use serial programming with clock pin RB6 and data pin RB7.

TMR0
TMR0 Clock Source Select bit, T0CS
TMR0 Interrupt
TMR0 Overflow Interrupt Enable bit, T0IE
TMR0 Overflow Interrupt Flag bit, T0IF
TMR0 Prescale Selection Table
TMR0 Source Edge Select bit, T0SE
TMR1 Overflow Interrupt Enable bit, TMR1IE
TMR1 Overflow Interrupt Flag bit, TMR1IF
TMR1CS
TMR1H
TMR1IE
TMR1IF
TMR1L
TMR10N
TMR2
TMR2 Register
TMR2 to PR2 Match Interrupt Enable bit, TMR2IE
TMR2 to PR2 Match Interrupt Flag bit, TMR2IF
TMR216 TH2 Match menupit hag bit, TMR217
TMR2IE
TMR20N
TO
TOUTPS3:TOUTPS0
Transmit Enable bit, TXEN
Transmit Enable bit, TXEN
Transmit Status and Control Register
TRISA
TRISB
TRISC
TRISD
TRISE
TRMT
TX9
TX9D105
TXEN
TXIE
TXIF
TXREG
TXSTA
U

#### L

UA
Asynchronous Mode
Setting Up Transmission
Timing Diagram, Master Transmission
Transmitter112
Asynchronous Receiver
Setting Up Reception
Timing Diagram114
Asynchronous Receiver Mode
Block Diagram114
Section
Section
Synchronous Master Mode
Reception118
Section 116
Setting Up Reception 118
Setting Up Transmission116
Timing Diagram, Reception119
Timing Diagram, Transmission
Transmission

Synchronous Slave Mode	
Reception	120
Section	120
Setting Up Reception	120
Setting Up Transmission	120
Transmit	120
Transmit Block Diagram	112
Update Address bit, UA	84, 89
USART Receive Interrupt Enable bit, RCIE	39
USART Receive Interrupt Flag bit, RCIF	42
USART Transmit Interrupt Enable bit, TXIE	39
USART Transmit Interrupt Flag bit, TXIF	42
UV Erasable Devices	7

### w

Wake-up from Sleep	141
Wake-up on Key Depression	
Wake-up Using Interrupts	141
Watchdog Timer (WDT)	
Block Diagram	140
Period	140
Programming Considerations	140
Section	140
WCOL	85, 90
Weak Internal Pull-ups	53
Write Collision Detect bit, WCOL	85, 90

# Х

XMIT_MODE	
хт	
7	
2	
Ζ	
Zero bit	

Table 23-5:	Timer0 and Timer1 External
	Clock Requirements272
Table 23-6:	Capture/Compare/PWM
	Requirements (CCP1 and CCP2)273
Table 23-7:	Parallel Slave Port Requirements (PIC16C67) 274
Table 23-8:	SPI Mode Requirements277
Table 23-9:	I <sup>2</sup> C Bus Start/Stop Bits
	Requirements278
Table 23-10:	I <sup>2</sup> C Bus Data Requirements279
Table 23-11:	USART Synchronous Transmission
	Requirements
Table 23-12:	USART Synchronous Receive
	Requirements280
Table 24-1:	RC Oscillator Frequencies
Table 24-2:	Capacitor Selection for Crystal
	Oscillators
Table E-1:	Pin Compatible Devices

-