



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 × 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	40-DIP (0.600", 15.24mm)
Supplier Device Package	40-PDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c64a-04i-p

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong





Pin Name	DIP Pin#	SOIC Pin#	Pin Type	Buffer Type	Description
OSC1/CLKIN	16	16	I	ST/CMOS(1)	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	0		Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear reset input or programming voltage input. This pin is an active low reset to the device.
					PORTA is a bi-directional I/O port.
RA0	17	17	I/O	TTL	
RA1	18	18	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RA4/T0CKI	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.
					PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.
RB0/INT	6	6	I/O	TTL/ST ⁽²⁾	RB0 can also be the external interrupt pin.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	Interrupt on change pin.
RB5	11	11	I/O	TTL	Interrupt on change pin.
RB6	12	12	I/O	TTL/ST ⁽³⁾	Interrupt on change pin. Serial programming clock.
RB7	13	13	I/O	TTL/ST ⁽³⁾	Interrupt on change pin. Serial programming data.
Vss	5	5	Р	_	Ground reference for logic and I/O pins.
Vdd	14	14	Р	—	Positive supply for logic and I/O pins.
Legend: I = input	0 = ou — = N	itput ot used	ו/כ דד) = input/outpu L = TTL input	t P = power ST = Schmitt Trigger input

PIC16C61 PINOUT DESCRIPTION TABLE 3-1:

 Note
 1:
 This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
 2:
 This buffer is a Schmitt Trigger input when configured as the external interrupt.
 Configured as the external interrup

3: This buffer is a Schmitt Trigger input when used in serial programming mode.

4.2.2.5 PIR1 REGISTER

Applicable Devices														
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	
Th pe	is rip	regi: hera	ster I inte	cor erru	ntain ıpts.	IS 1	the	indiv	idu	al fl	ag t	oits	for	the

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

FIGURE 4-16: PIR1 REGISTER FOR PIC16C62/62A/R62 (ADDRESS 0Ch)

R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	-	_	_	SSPIF	CCP1IF	TMR2IF	TMR1IF	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7-6:	Reserved:	Always ma	lintain thes	e bits clear.				L
bit 5-4:	Unimplem	ented: Rea	1d as '0'					
bit 3:	SSPIF : Syr 1 = The tra 0 = Waiting	nchronous Insmission/ g to transmi	Serial Port reception is t/receive	Interrupt Fla s complete (ag bit (must be clea	ared in softw	vare)	
bit 2:	$\begin{array}{l} \textbf{CCP1IF: C}\\ \hline \textbf{Capture M}\\ 1 = A TMR\\ 0 = No TM\\ \hline \textbf{Compare M}\\ 1 = A TMR\\ 0 = No TM\\ \hline \textbf{PWM Mode}\\ Unused in \end{array}$	CP1 Interru ode 1 register c R1 register <u>Aode</u> 1 register c R1 register c <u>e</u> this mode	ipt Flag bit apture occ capture oc compare ma compare n	urred (must :curred atch occurre natch occur	be cleared in d (must be c red	n software) cleared in so	oftware)	
bit 1:	TMR2IF : T 1 = TMR2 1 0 = No TM	MR2 to PR to PR2 mat R2 to PR2	2 Match Int ch occurre match occu	terrupt Flag d (must be o urred	bit cleared in so	ftware)		
bit 0:	TMR1IF : T 1 = TMR1 0 = No TM	MR1 Overfl register ove R1 register	ow Interrup overflow occur overflow o	ot Flag bit rred (must b ccurred	e cleared in	software)		
Interr globa enabl	upt flag bits I enable bit, ing an interr	get set whe GIE (INTCO upt.	n an interru ON<7>). Us	upt condition ser software	1 occurs rega	ardless of th ure the appr	e state of its ropriate inter	corresponding enable bit or the rupt flag bits are clear prior to

5.0 I/O PORTS

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Some pins for these I/O ports are multiplexed with an alternate function(s) for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

5.1 PORTA and TRISA Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All devices have a 6-bit wide PORTA, except for the PIC16C61 which has a 5-bit wide PORTA.

Pin RA4/T0CKI is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a bit in the TRISA register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin.

Reading PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with Timer0 module clock input to become the RA4/T0CKI pin.

EXAMPLE 5-1: INITIALIZING PORTA

BCF	STATUS,	RPO ;	;
BCF	STATUS,	RP1 ;	PIC16C66/67 only
CLRF	PORTA	;	Initialize PORTA by
		;	clearing output
		;	data latches
BSF	STATUS,	RP0	: Select Bank 1
MOVLW	0xCF		Value used to
			: initialize data
			direction
MOVWF	TRISA		Set RA<3:0> as inputs
			RA<5:4> as outputs
			TRISA<7:6> are always
			read as '0'.

FIGURE 5-1: BLOCK DIAGRAM OF THE RA3:RA0 PINS AND THE RA5 PIN



FIGURE 5-2: BLOCK DIAGRAM OF THE RA4/T0CKI PIN



5.3 PORTC and TRISC Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTC is an 8-bit wide bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modifywrite instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

EXAMPLE 5-3: INITIALIZING PORTC



FIGURE 5-6: PORTC BLOCK DIAGRAM



3: Peripheral OE (output enable) is only activated if peripheral select is active.

TABLE 5-5: PORTC FUNCTIONS FOR PIC16C62/64

Name	Bit#	Buffer Type	Function
RC0/T1OSI/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator input or Timer1 clock input
RC1/T1OSO	bit1	ST	Input/output port pin or Timer1 oscillator output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I^2C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

Addr	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000
0Dh ⁽⁴⁾	PIR2	—	—	—	-	—	—	—	CCP2IF		
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000
8Dh ⁽⁴⁾	PIE2	—	_	_	_	_	_	_	CCP2IE		
87h	TRISC	PORTC I	Data Direction	on register						1111 1111	1111 1111
11h	TMR2	Timer2 m	Timer2 module's register								
92h	PR2	Timer2 m	iodule's Per	iod register						1111 1111	1111 1111
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
15h	CCPR1L	Capture/0	Compare/P	WM1 (LSB)				L		xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/0	Compare/P	WM1 (MSB)					xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
1Bh ⁽⁴⁾	CCPR2L	Capture/Compare/PWM2 (LSB)								xxxx xxxx	uuuu uuuu
1Ch ⁽⁴⁾	CCPR2H	Capture/0	Compare/P	WM2 (MSB)					xxxx xxxx	սսսս սսսս
1Dh ⁽⁴⁾	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00 0000	00 0000

TABLE 10-5: REGISTERS ASSOCIATED WITH PWM AND TIMER2

 Legend:
 x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in this mode.

 Note
 1:
 These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.

4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 17-10: I²C BUS DATA TIMING



TABLE 17-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100	Тнідн	Clock high time	100 kHz mode	4.0	-	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	0.6	—	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5Tcy	-		
101	TLOW	Clock low time	100 kHz mode	4.7	-	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5Tcy	-		
102	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
103	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10 to 400 pF
90	TSU:STA	START condition	100 kHz mode	4.7	_	μS	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91	THD:STA	START condition hold	100 kHz mode	4.0	-	μS	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	—	ns	
92	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μs	
		time	400 kHz mode	0.6	_	μs	
109	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—	—	ns	
110	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	_	μs	start
	Cb	Bus capacitive loading		—	400	pF	

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



FIGURE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 18-5: BROWN-OUT RESET TIMING



TABLE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
NO.							
30	TmcL	MCLR Pulse Width (low)	2	—	-	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc		-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT Reset	—	—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	_	μs	$VDD \le BVDD$ (param. D005)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





TABLE 18-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1	No Prescaler		0.5Tcy + 20	-	_	ns	
		input low time	With Prescaler	PIC16 C 62A/R62/ 64A/R64	10	-	_	ns	
				PIC16 LC 62A/R62/ 64A/R64	20	—	—	ns	
51*	TccH	CCP1	No Prescaler		0.5TCY + 20	—	_	ns	
		input high time	With Prescaler	PIC16 C 62A/R62/ 64A/R64	10	—	—	ns	
				PIC16 LC 62A/R62/ 64A/R64	20	-	_	ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-	_	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 output rise ti	me	PIC16 C 62A/R62/ 64A/R64	_	10	25	ns	
				PIC16 LC 62A/R62/ 64A/R64	_	25	45	ns	
54*	TccF	CCP1 output fall tin	ne	PIC16 C 62A/R62/ 64A/R64	_	10	25	ns	
				PIC16 LC 62A/R62/ 64A/R64	_	25	45	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

19.3

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

DC Characteristics: PIC16C65-04 (Commercial, Industrial) PIC16C65-10 (Commercial, Industrial) PIC16C65-20 (Commercial, Industrial) PIC16LC65-04 (Commercial, Industrial)

$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			Standard Operating Conditions (unless otherwise stated)									
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			Operati	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial ar								
Operating voltage VDD range as described in DC spec Section 19.1 and Section 19.2Param No.CharacteristicSymMinTypMaxUnitsConditionsInput Low Voltage I/O ports muth Schmitt Trigger bufferVILVss-0.15VDD V 4.5V $\leq VDD \leq 5.5V$ For entire VDD range 4.5V $\leq VDD \leq 5.5V$ D031 D032with Schmitt Trigger buffer MCLR, OSC1 (in RC mode)Vss-0.2VDD V VVASV $\leq VDD \leq 5.5V$ D032 D033OSC1 (in XT, HS and LP)ViH0.3VDD V VSsVNote1D040 D040Awith Schmitt Trigger buffer with TL bufferVIHVDD V VDDVFor entire VDD rangeD041 D042 D042with Schmitt Trigger buffer MCLR D0430.8VDD-VDD VDDVFor entire VDD rangeD041 D043with Schmitt Trigger buffer MCLR D0440.8VDD-VDD VDDVNote1D044 D042 D070PORTB weak pull-up currentIPURB50250400µAVDD = 5V, VPIN = VSSD060 D060I/O portsIIL±1µAVss $\leq VPIN \leq VDD$, Pin at hi- impodanceD061 D063 D080GSC1IIL±5µAVss $\leq VPIN \leq VDD$, Pin at hi- impodanceD080 I/O portsOutput Low Voltage I/O portsVOL0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD080 I/O ports (Note 3)VOHVDD-0.7	DC CHA	RACTERISTICS	$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial									
Section 19.2Param No.CharacteristicSymMin tTyp tMax tUnits tConditionsInput Low Voltage I/O portsivith TTL bufferVILVss-0.15VbD VSsVFor entire VbD rangeD030A D030Awith Schmitt Trigger bufferVss-0.2VbD VssV4.5V ≤ VbD ≤ 5.5VD032OSC1 (in XT, HS and LP)Vss-0.2VbD VssVNote1D040input High Voltage I/O portsVIHVDD VssV4.5V ≤ VbD ≤ 5.5VD040with Schmitt Trigger buffer With TTL buffer0.8VbD-VbD VssVFor entire VbD rangeD040with Schmitt Trigger buffer NO40A0.8VbD-VbD VVFor entire VbD rangeD041 D042Awith Schmitt Trigger buffer NGCLR C mode)0.8VbD-VbD VVNote1D042 D043OSC1 (in RC mode)0.9VbD-VbD VVNote1D043 D060I/O portsIIL ± 1 μA Vss < VPIN ≤ VbD, Pin at hi- impedanceD061 D063 D080I/O portsVoL0.66VIoL = 8.5 mA, VbD = 4.5V, -40°C to +85°CD080 I/O ports (Note 3)VoHVbD-0.7VIoL = -3.0 mA, VbD = 4.5V, -40°C to +85°C			Operating voltage VDD range as described in DC spec Section 19.									
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			Section									
No.Input Low Voltage I/O portsVILIFID030 D030Awith TTL bufferVILVSS- $0.15 VDD$ VFor entire VDD range $4.5V \le VDD \le 5.5V$ D031 D032with Schmitt Trigger buffer D032VSS- $0.2VDD$ V $4.5V \le VDD \le 5.5V$ D033 D033OSC1 (in RC mode) UO portsVss- $0.2VDD$ VNote1Input High Voltage I/O portsVIHVDDVD040with Schmitt Trigger buffer With Schmitt Trigger buffer $0.8VDD$ -VDDVD041 D042Awith Schmitt Trigger buffer MCLR $0.8VDD$ -VDDVD042 D043OSC1 (XT, HS and LP) $0.7VDD$ -VDDVD043 D0443OSC1 (in RC mode) $0.9VDD$ -VDDVD043 D0443OSC1 (in RC mode)IPURB50250400 μA D050 D070PORTB weak pull-up currentIPURB50250400 μA VDD = 5V, VPIN = VSSInput Leakage Current (Notes 2, 3)IIL ± 1 μA VSS $\le VPIN \le VDD, Pin at hi-D060D060D060I/O portsIIL\pm 1\mu AVSS \le VPIN \le VDD, PIN at hi-D061D063MCLR, RA4/T0CKIOSC10.6VIOL = 8.5 mA, VDD = 4.5V,-40^{\circ}C to +85^{\circ}CD080D080I/O portsVOHVOH0.6VIOL = 1.6 mA, VDD =$	Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions				
$ \begin{array}{ c c c c c c } \hline Input Low Voltage \\ VO ports \\ With TTL buffer \\ D030A \\ D0310A \\ With Schmitt Trigger buffer \\ D032 \\ OSC1 (in RC mode) \\ D033 \\ OSC1 (in RC mode) \\ D033 \\ OSC1 (in RC mode) \\ VIH \\ C \\ D040 \\ With TTL buffer \\ D040 \\ D040A \\ \hline \\ \hline \\ D040 \\ D040A \\ \hline \\ \hline \\ D040 \\ With Schmitt Trigger buffer \\ D040 \\ D040A \\ \hline \\ \hline \\ D041 \\ MCLR \\ OSC1 (XT, HS and LP) \\ D042 \\ OSC1 (XT, HS and LP) \\ D043 \\ OSC1 (IR C mode) \\ OSC \\ OSC1 (XT, HS and LP) \\ D043 \\ OSC1 (IR C mode) \\ \hline \\ D07 \\ PORTB weak pull-up current \\ IPURE \\ \hline \\ \hline \\ D061 \\ OSC1 \\ \hline \\ \hline \\ \hline \\ D061 \\ OSC1 \\ \hline \\ \hline \\ \hline \\ D063 \\ OSC1 \\ \hline \\ $	No.				†							
		Input Low Voltage										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		I/O ports	VIL									
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	D030	with TTL buffer		Vss	-	0.15VDD	V	For entire VDD range				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$				
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2VDD	V					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1				
$ \begin{array}{ c c c c c c } \hline UO ports & VIH & 2.0 & VDD & V \\ \hline UO40A & with TTL buffer & 2.0 & VDD & VDD & V \\ \hline With TTL buffer & 2.0 & VDD & VDD & V \\ \hline UO40A & With TTL buffer & 0.8VDD & VDD & V \\ \hline UO41 & with Schmitt Trigger buffer & 0.8VDD & VDD & V \\ \hline D042 & MCLR & 0.8VDD & VDD & V \\ \hline D042A & OSC1 (XT, HS and LP) & 0.7 VDD & V \\ \hline D043 & OSC1 (in RC mode) & 0.9VDD & VDD & V \\ \hline D070 & PORTB weak pull-up current & IPURB & 50 & 250 & 400 & \muA & VDD = 5V, VPIN = VSS \\ \hline Input Leakage Current & IPURB & 50 & 250 & 400 & \muA & VDD = 5V, VPIN = VSS \\ \hline Input Leakage Current & IPURB & 50 & 250 & 400 & \muA & VSS \leq VPIN \leq VDD, Pin at hi-impedance \\ \hline D060 & I/O ports & IIL & - & - & \pm 5 & \muA & VSS \leq VPIN \leq VDD, Pin at hi-impedance \\ \hline D063 & OSC1 & & - & - & \pm 5 & \muA & VSS \leq VPIN \leq VDD, XT, HS, and LP osc configuration \\ \hline D080 & I/O ports & VOL & - & - & 0.6 & V & IOL = 8.5 mA, VDD = 4.5V, \\ \hline D083 & OSC2/CLKOUT (RC osc config) & - & - & 0.6 & V & IOL = 1.6 mA, VDD = 4.5V, \\ \hline D090 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline -40^{\circ}C to +85^{\circ}C & -40^{\circ}C to +85^{\circ}C \\ \hline \end{array}$		Input High Voltage										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		I/O ports	VIH		-							
D040Awith Schmitt Trigger buffer $0.25VDD + 0.8V$ $ VDD$ VFor entire VDD rangeD041with Schmitt Trigger buffer $0.8VDD$ $ VDD$ VFor entire VDD rangeD042MCLR $0.8VDD$ $ VDD$ VVD043OSC1 (XT, HS and LP) $0.7VDD$ $ VDD$ VD043OSC1 (in RC mode) $0.9VDD$ $ VDD$ VD070PORTB weak pull-up currentIPURB 50 250 400 μA $VDD = 5V, VPIN = VSS$ D060I/O portsIIL $ \pm 1$ μA $VSs \leq VPIN \leq VDD, Pin at hi-impedanceD061MCLR, RA4/T0CKI \pm 5\muAVss \leq VPIN \leq VDD, XT, HS, and LP osc configurationD080I/O portsVol 0.6VIoL = 8.5 mA, VDD = 4.5V, -40^{\circ}C to +85^{\circ}CD083OSC2/CLKOUT (RC osc config) 0.6VIoL = 1.6 mA, VDD = 4.5V, -40^{\circ}C to +85^{\circ}CD090I/O ports (Note 3)VOHVDD-0.7 -VIoH = -3.0 mA, VDD = 4.5V, -40^{\circ}C to +85^{\circ}C$	D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \leq V \text{DD} \leq 5.5V$				
$ \begin{array}{ c c c c c c c } \hline 0.8V & & & & & & & & & & & & & & & & & & &$	D040A			0.25VDD+	-	Vdd	V	For entire VDD range				
$ \begin{array}{ c c c c c c c c } \hline \text{O041} & \text{with Schmitt Trigger buffer} \\ \hline \text{O42} & \overline{\text{MCLR}} & 0.8V\text{DD} & - & V\text{DD} & V \\ \hline \text{O42A} & \text{OSC1} (XT, \text{HS and LP}) & 0.7 \text{VDD} & - & V\text{DD} & V \\ \hline \text{O43} & \text{OSC1} (in \text{ RC mode}) & 0.9V\text{DD} & - & V\text{DD} & V \\ \hline \text{O70} & \text{PORTB weak pull-up current} & \text{IPURB} & 50 & 250 & 400 & \mu\text{A} & \text{VDD} = 5V, \text{VPIN} = \text{VSS} \\ \hline \textbf{Input Leakage Current} \\ (\text{Notes 2, 3)} & \text{IIL} & - & - & \pm 1 & \mu\text{A} & \text{Vss} \leq \text{VPIN} \leq \text{VDD}, \text{Pin at himpedance} \\ \hline \textbf{O661} & \overline{\text{MCLR}}, \text{RA4/TOCKI} & - & - & \pm 5 & \mu\text{A} & \text{Vss} \leq \text{VPIN} \leq \text{VDD} \\ \hline \textbf{O63} & \text{OSC1} & & - & - & \pm 5 & \mu\text{A} & \text{Vss} \leq \text{VPIN} \leq \text{VDD} \\ \hline \textbf{O800} & I/O \text{ ports} & \text{VOL} & - & - & \pm 5 & \mu\text{A} & \text{Vss} \leq \text{VPIN} \leq \text{VDD}, \text{XT, HS, and} \\ \hline \textbf{D063} & \text{OSC1} & & - & - & \pm 5 & \mu\text{A} & \text{Vss} \leq \text{VPIN} \leq \text{VDD} \\ \hline \textbf{O083} & \text{OSC2/CLKOUT} (\text{RC osc config)} & - & - & 0.6 & V & \text{IOL} = 8.5 \text{ mA}, \text{VDD} = 4.5V, \\ \hline \textbf{O090} & I/O \text{ ports} & \text{VOH} & \text{VDP-0.7} & - & V & \text{IOH} = -3.0 \text{ mA}, \text{VDD} = 4.5V, \\ \hline \textbf{O090} & I/O \text{ ports} (\text{Note 3}) & \text{VOH} & \text{VDP-0.7} & - & V & \text{IOH} = -3.0 \text{ mA}, \text{VDD} = 4.5V, \\ \hline \textbf{-40^{\circ}C to} + 85^{\circ}C \\ \hline \textbf{O081} & \text{IOH} = -3.0 \text{ mA}, \text{VDD} = 4.5V, \\ \hline \textbf{-40^{\circ}C to} + 85^{\circ}C \\ \hline \textbf{O082} & \text{IOH} = -3.0 \text{ mA}, \text{VDD} = 4.5V, \\ \hline \textbf{O090} & I/O \text{ ports} (\text{Note 3}) & \text{VOH} & \text{VDP-0.7} \\ \hline \textbf{O000} & \text{IOH} = - & - & V & \text{IOH} = -3.0 \text{ mA}, \text{VDD} = 4.5V, \\ \hline \textbf{-40^{\circ}C to} + 85^{\circ}C \\ \hline \textbf{O000} & \text{IOH} = - & - & - & - & - & - & - & - & - & -$				0.8V								
D041with Schmitt Trigger buffer $0.8VDD$ -VDDFor entire VDD rangeD042 \overline{MCLR} $0.8VDD$ - VDD VNote1D042AOSC1 (XT, HS and LP) $0.7 VDD$ - VDD VNote1D043OSC1 (in RC mode) $0.9VDD$ - VDD VNote1D070PORTB weak pull-up currentIPURB 50 250 400 μA $VDD = 5V, VPIN = VSS$ Input Leakage Current (Notes 2, 3)IIL ± 1 μA $Vss \leq VPIN \leq VDD, Pin at hi-impedanceD060I/O portsIIL\pm 5\mu AVss \leq VPIN \leq VDD, Pin at hi-impedanceD061\overline{MCLR}, RA4/T0CKI\pm 5\mu AVss \leq VPIN \leq VDD, XT, HS, andLP osc configurationD080I/O portsVol0.6VIoL = 8.5 mA, VDD = 4.5V,-40°C to +85°CD083OSC2/CLKOUT (RC osc config)0.6VIoL = 1.6 mA, VDD = 4.5V,-40°C to +85°CD090I/O ports (Note 3)VOHVDD-0.7VIOH = -3.0 mA, VDD = 4.5V,-40°C to +85°C$												
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd		For entire VDD range				
D042AOSC1 (XT, HS and LP)0.7 VDD-VDDVNote1D043OSC1 (in RC mode)0.9VDD-VDDVVD070PORTB weak pull-up currentIPURB50250400 μ AVDD = 5V, VPIN = VSSInput Leakage Current (Notes 2, 3)IIL ± 1 μ AVss \leq VPIN \leq VDD, Pin at hi- impedanceD060I/O portsIIL ± 1 μ AVss \leq VPIN \leq VDD, Pin at hi- impedanceD061MCLR, RA4/T0CKI ± 5 μ AVss \leq VPIN \leq VDDD063OSC1VOL ± 5 μ AVss \leq VPIN \leq VDD, XT, HS, and LP osc configurationD080I/O portsVOL0.6VIOL = 8.5 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ CD083OSC2/CLKOUT (RC osc config)0.6VIOL = 1.6 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ CD090I/O ports (Note 3)VOHVDD-0.7VIOH = -3.0 mA, VDD = 4.5V, -40° C to $+85^{\circ}$ C	D042	MCLR		0.8VDD	-	Vdd	V					
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	D042A	OSC1 (XT, HS and LP)		0.7 Vdd	-	Vdd	V	Note1				
$ \begin{array}{ c c c c c c c } \hline D070 & PORTB weak pull-up current & IPURB & 50 & 250 & 400 & \mu A & VDD = 5V, VPIN = VSS \\ \hline Input Leakage Current (Notes 2, 3) & & & & \\ \hline D060 & I/O ports & & IIL & - & - & \pm 1 & \mu A & Vss \leq VPIN \leq VDD, Pin at hi-impedance & & & \\ \hline D061 & \overline{MCLR}, RA4/T0CKI & - & - & \pm 5 & \mu A & Vss \leq VPIN \leq VDD & \\ \hline D063 & OSC1 & & - & - & \pm 5 & \mu A & Vss \leq VPIN \leq VDD & \\ \hline D080 & I/O ports & & VOL & - & - & 0.6 & V & IOL = 8.5 mA, VDD = 4.5V, \\ \hline D083 & OSC2/CLKOUT (RC osc config) & & - & - & 0.6 & V & IOL = 1.6 mA, VDD = 4.5V, \\ \hline D090 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline -40^{\circ}C to + 85^{\circ}C & & -40^{\circ}C to + 85^{\circ}C & \\ \hline D090 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline -40^{\circ}C to + 85^{\circ}C & & -40^{\circ}C to + 85^{\circ}C & \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD & - & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline D080 & I/O ports (Note 3) & VOH & VDD & - & - & V & IOH & - & - & - & - & - & - & - & - & - & $	D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V					
$ \begin{array}{ c c c c c c } \hline \textbf{Input Leakage Current} \\ (Notes 2, 3) \\ \hline D060 & I/O \text{ ports} & IIL & - & - & \pm 1 & \mu A & Vss \leq VPIN \leq VDD, Pin at hi-impedance \\ \hline D061 & \overline{MCLR}, RA4/T0CKI & - & - & \pm 5 & \mu A & Vss \leq VPIN \leq VDD \\ \hline D063 & OSC1 & - & - & \pm 5 & \mu A & Vss \leq VPIN \leq VDD \\ \hline D080 & I/O \text{ ports} & Voltage \\ \hline D080 & I/O \text{ ports} & Voltage \\ \hline D083 & OSC2/CLKOUT (RC osc config) & - & - & 0.6 & V & IoL = 8.5 mA, VDD = 4.5V, \\ \hline D083 & OSC2/CLKOUT (RC osc config) & - & - & 0.6 & V & IoL = 1.6 mA, VDD = 4.5V, \\ \hline D090 & I/O \text{ ports} (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline -40^{\circ}C \text{ to } +85^{\circ}C & -40^{\circ}C \text{ to } +85^{\circ}C \\ \hline D090 & I/O \text{ ports} (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline -40^{\circ}C \text{ to } +85^{\circ}C & -40^{\circ}C \text{ to } +85^{\circ}C \\ \hline D090 & I/O \text{ ports} (Note 3) & VOH & VDD-0.7 & - & V & IOH = -3.0 mA, VDD = 4.5V, \\ \hline \end{array}$	D070	PORTB weak pull-up current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS				
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Input Leakage Current										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		(Notes 2, 3)										
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-				
D061MCLR, RA4/T0CKI ± 5 μA Vss \leq VPIN \leq VDDD063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS, and LP osc configurationD080I/O portsVOL0.6VIOL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD083OSC2/CLKOUT (RC osc config)0.6VIOL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD090Output High Voltage I/O ports (Note 3)VOHVDD-0.7VIOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C								impedance				
D063OSC1 ± 5 μA Vss \leq VPIN \leq VDD, XT, HS, and LP osc configurationD080I/O portsVol0.6VIoL = 8.5 mA, VDD = 4.5V, -40°C to +85°CD083OSC2/CLKOUT (RC osc config)0.6VIoL = 1.6 mA, VDD = 4.5V, -40°C to +85°CD090Uoports (Note 3)VOHVDD-0.7VIOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$				
Output Low Voltage Vol - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D090 I/O ports (Note 3) VOH VDD-0.7 - - V IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	D063	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS, and				
Output Low Voltage Vol - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D090 I/O ports (Note 3) VOH VDD-0.7 - - V IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C								LP osc configuration				
D080 I/O ports Vol - - 0.6 V IoL = 8.5 mA, VdD = 4.5V, -40°C to +85°C D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IoL = 1.6 mA, VdD = 4.5V, -40°C to +85°C D090 I/O ports (Note 3) VOH VDD-0.7 - - V IoL = -3.0 mA, VdD = 4.5V, -40°C to +85°C		Output Low Voltage										
D083 OSC2/CLKOUT (RC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C Output High Voltage VOH VDD-0.7 - - V IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	D080	I/O ports	VOL	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5 V,				
D083 OSC2/CLKOUT (HC osc config) - - 0.6 V IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C D090 I/O ports (Note 3) VOH VDD-0.7 - - V IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	D 000							-40°C to +85°C				
Output High Voltage VOH VDD-0.7 - V IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C	D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	v	IOL = 1.6 mA, VDD = 4.5 V,				
D090 I/O ports (Note 3) VOH VDD-0.7 - V IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C		Output High Voltage										
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	DOOO		Vou				v					
-+0 0 10 +65 0	D090		VOH	VDD-0.7	-	-	v	$10\pi = -3.0$ IIIA, VDD = 4.5V, -40°C to $\pm 85^{\circ}$ C				
D092 OSC2/CLKOLIT (BC as config) $V_{DD} = 4.5V$	0002	OSC2/CLKOUT (BC ase config)		Vpp-0.7	_	_	v	-4000000000000000000000000000000000000				
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	0032			v00-0.7	-	-	v	-40° C to $+85^{\circ}$ C				
D150* Open-Drain High Voltage Vop 14 V BA4 nin	D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.3 DC Characteristics: PIC16C63/65A-04 (Commercial, Industrial, Extended) PIC16C63/65A-10 (Commercial, Industrial, Extended) PIC16C63/65A-20 (Commercial, Industrial, Extended) PIC16LC63/65A-04 (Commercial, Industrial)

		Standa	rd Operat	ing C	Condition	s (unle	ss otherwise stated)				
		Operating temperature $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended,									
	RACTERISTICS				-40°0	C ≤T	$A \le +85^{\circ}C$ for industrial and				
20 0114					0°C	≤T	$A \le +70^{\circ}C$ for commercial				
		Operatir	ng voltage	Vdd	range as o	describ	ed in DC spec Section 20.1 and				
		Section	20.2								
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions				
NO.				T							
	Input Low Voltage										
	I/O ports	VIL									
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range				
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$				
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V					
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V					
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1				
	Input High Voltage										
	I/O ports	VIH		-							
D040	with TTL buffer		2.0	-	VDD	V	$4.5V \le VDD \le 5.5V$				
D040A			0.25VDD	-	Vdd	V	For entire VDD range				
			+ 0.8V				-				
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range				
D042	MCLR		0.8VDD	-	Vdd	V					
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1				
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V					
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)										
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-				
						•	impedance				
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$				
D063	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and				
						•	LP osc configuration				
	Output Low Voltage						-				
D080	I/O ports	VOL	-	-	0.6	v	IOL = 8.5 mA, VDD = 4.5V,				
							-40°C to +85°C				
D080A			-	-	0.6	v	IOL = 7.0 mA, VDD = 4.5V,				
							-40°C to +125°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V,				
							-40°C to +85°C				
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V,				
							-40°C to +125°C				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

*

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-3: CLKOUT AND I/O TIMING



TABLE 21-3: CLKOUT AND I/O TIMING REQUIREMENT

Param	Sym	Characteristic	<	Min	Typt	Max	Units	Conditions	
No.				$\langle - \rangle \langle$	\sum				
10*	TosH2ckL	OSC1↑ to CLKOUT↓		$\langle \mathcal{F} \rangle$	75	200	ns	Note 1	
11*	TosH2ckH	OSC1↑ to CLKOUT↑			75	200	ns	Note 1	
12*	TckR	CLKOUT rise time	$\sim V $	\searrow	35	100	ns	Note 1	
13*	TckF	CLKOUT fall time	\sum	> -	35	100	ns	Note 1	
14*	TckL2ioV	CLKOUT ↓ to Port out valid	$ _{A} _{\wedge}$	[_		0.5TCY + 20	ns	Note 1	
15*	TioV2ckH	Port in valid before CLKOUT	$///\sim$	Tosc + 200	-	_	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT ↑	$\overline{\langle \langle \rangle}$	0	I	_	ns	Note 1	
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out val	id 🔪	—	50	150	ns		
18*	TosH2ioI	OSC11 (Q2 cycle) to Port input	P1C16CR63/R65	100		_	ns		
		invalid (I/O in hold time)	PIC16LCR63/R65	200		_	ns		
19*	TioV2osH	Port input valid to OSC11 (I/Q in	setup time)	0	_	—	ns		
20*	TioR	Port output rise time	PIC16CR63/R65	—	10	40	ns		
		\frown	PIC16LCR63/R65	_	-	80	ns		
21*	TioF	Port output fall time	PIC16CR63/R65	_	10	40	ns		
	\langle	$\langle \rangle \rangle$	PIC16LCR63/R65	—		80	ns		
22††*	Tinp	INT pin high or low time		Тсү	-	—	ns		
23††*	Trbp	RB7:RB2 change INT high or low	time	Тсү	_	—	ns		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t† These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



FIGURE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

FIGURE 21-5: BROWN-OUT RESET TIMING



TABLE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
-							
30	TmcL	MCLR Pulse Width (low)	2	—	—	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	—	—	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT reset		_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	_	—	μs	$VDD \le BVDD$ (D005)

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



TABLE 21-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions		
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	_		ns	Must also meet		
				With Prescaler	10	_		ns	s parameter 42		
41*	Tt0L	T0CKI Low Pulse Width		No Prescaler	0.5TCY + 20	-	—	ns	Must also meet		
				With Prescaler	10	—	—	ns	parameter 42		
42*	Tt0P	T0CKI Period		No Prescaler	Tcy + 40	-	—	ns			
				With Prescaler	Greater of:	-	—	ns	N = prescale value		
					20 or <u>ICY + 40</u>				(2, 4,, 256)		
<i>4</i> 5*	Tt1H	T1CKI High Time	Synchronous P	rescaler – 1	$0.5T_{CV} \pm 20$			ne	Must also meet		
		r roki nigir nine	Synchronous	PIC16C6X	15	_		ns	parameter 47		
			Prescaler =	PIC16LC6X	25			ns			
			2,4,8		20						
			Asynchronous	PIC16 C 6X	30	_		ns			
				PIC16 LC 6X	50	_		ns			
46*	Tt1L	T1CKI Low Time	Synchronous, P	rescaler = 1	0.5TCY + 20	—		ns	Must also meet		
			Synchronous,	PIC16 C 6X	15	—	—	ns	parameter 47		
			Prescaler = 2,4,8	PIC16 LC 6X	25	_	_	ns			
			Asynchronous	PIC16 C 6X	30	—		ns			
				PIC16 LC 6X	50	-	—	ns			
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	Greater of:	—	—	ns	N = prescale value		
							30 OR <u>TCY + 40</u>				(1, 2, 4, 8)
					N Creater of						
				PICTOLCOX	50 or Tev + 40				$(1 \ 2 \ 4 \ 8)$		
					N				(1, 2, 1, 0)		
			Asynchronous	PIC16 C 6X	60	_	_	ns			
				PIC16 LC 6X	100	—	—	ns			
	Ft1	Timer1 oscillator inp	out frequency rar	ige	DC	—	200	kHz			
		(oscillator enabled b	by setting bit T1C	SCEN)							
48	TCKEZtmr1	Delay from external	clock edge to tin	ner increment	2Tosc	-	7Tosc	—			

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

2. TppS 4. Ts (I ² C specifications only) T F Frequency T Time Lowercase letters (pp) and their meanings: Pp cc CCP1 osc OSC1 ck CLKOUT rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
T T Time E Frequency T Time Lowercase letters (pp) and their meanings: pp cc CCP1 osc OSC1 ck CLKOUT rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
F Frequency T Time Lowercase letters (pp) and their meanings:	
Lowercase letters (pp) and their meanings: pp osc OSC1 ck CLKOUT rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
pp osc OSC1 ck CLKOUT rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
cc CCP1 osc OSC1 ck CLKOUT rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
ck CLKOUT rd RD cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
cs CS rw RD or WR di SDI sc SCK do SDO ss SS	
di SDI sc SCK do SDO ss SS	
do SDO ss SS	
dt Data in t0 T0CKI	
io I/O port t1 T1CKI	
mc MCLR wr WR	
Uppercase letters and their meanings:	
S	
F Fall P Period	
H High R Rise	
I Invalid (Hi-impedance) V Valid	
L Low Z Hi-impedance	
I ² C only	
AA output access High High	
BUF Bus free Low Low	
TCC:ST (I ² C specifications only)	
CC	
HD Hold SU Setup	
ST	
DAT DATA input hold STO STOP condition	
STA START condition	
FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS	
Load condition 1 Load condition 2	
R_L P_{in} $= C_L$	
Vss	
$RL = 464\Omega$	
VSS CL = 50 pF for all pins except OSC2/CLKOUT	
Note 1: PORTD and PORTE are not imple-	
mented on the PIC16C66. 15 pF for OSC2 output	



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 22-14: I²C BUS DATA TIMING



TABLE 22-10: I²C BUS DATA REQUIREMENTS

Parameter	Sym	Characteristic		Min	Max	Units	Conditions
No.							
100*	THIGH	Clock high time	100 kHz mode	4.0	—	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	—	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY	—		
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	_
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	_
		time	400 kHz mode	0.6	_	μs	
109*	TAA	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	—	μs	betore a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.





FIGURE 23-26: MAXIMUM IDD vs.



FIGURE 23-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)





(XT MODE, -40°C TO 85°C)



24.10 28-Lead Plastic Surface Mount (SSOP - 209 mil Body 5.30 mm) (SS)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Plastic SSOP										
		Millimeters		Inches						
Symbol	Min	Max	Notes	Min	Мах	Notes				
α	0°	8°		0°	8°					
А	1.730	1.990		0.068	0.078					
A1	0.050	0.210		0.002	0.008					
В	0.250	0.380		0.010	0.015					
С	0.130	0.220		0.005	0.009					
D	10.070	10.330		0.396	0.407					
E	5.200	5.380		0.205	0.212					
е	0.650	0.650	Reference	0.026	0.026	Reference				
Н	7.650	7.900		0.301	0.311					
L	0.550	0.950		0.022	0.037					
Ν	28	28		28	28					
CP	-	0.102		-	0.004					

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe $^{\circledast}$ communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the **<Enter>** key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the **<Enter>** key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the **<Enter**> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

970301

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.