

Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

# Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

# Details

Detuns	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c64a-10i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong




FIGURE 3-2: PIC16C62/62A/R62/64/64A/R64 BLOCK DIAGRAM

TABLE	4-6:	SPECIA		TION RE	GISTERS	S FOR T	HE PIC1	6C66/67	(Cont.'c	I)	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets <sup>(3)</sup>
Bank 1											
80h <sup>(1)</sup>	INDF	Addressing	0000 0000	0000 0000							
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
82h <sup>(1)</sup>	PCL	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
83h <sup>(1)</sup>	STATUS	IRP	RP1	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h <sup>(1)</sup>	FSR	Indirect data	a memory ad	dress point	er				1	xxxx xxxx	uuuu uuuu
85h	TRISA	_	_	PORTA Da	ta Direction R	legister				11 1111	11 1111
86h	TRISB	PORTB Dat	ta Direction I	Register						1111 1111	1111 1111
87h	TRISC	PORTC Dat	ta Direction	Register						1111 1111	1111 1111
88h <sup>(5)</sup>	TRISD	PORTD Dat	ta Direction	Register						1111 1111	1111 1111
89h <sup>(5)</sup>	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Da	ta Direction I	Bits	0000 -111	0000 -111
8Ah <sup>(1,2)</sup>	PCLATH	_	—	—	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
8Bh <sup>(1)</sup>	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE <sup>(6)</sup>	(4)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh	PIE2	_	_	_	_	_	_	_	CCP2IE	0	0
8Eh	PCON	—	—	—	-	_	_	POR	BOR	dd	uu
8Fh	-	Unimpleme	nted				•			-	_
90h		Unimpleme	nted							_	_
91h	-	Unimpleme	nted							-	—
92h	PR2	Timer2 Peri	od Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	us Serial Por	t (I <sup>2</sup> C mode)	Address Reg	gister				0000 0000	0000 0000
94h	SSPSTAT	SMP	CKE	D/A	Р	S	R/W	UA	BF	0000 0000	0000 0000
95h	-	Unimpleme	nted							_	—
96h	-	Unimpleme	nted							_	—
97h	-	Unimpleme	nted							_	—
98h	TXSTA	CSRC	TX9	TXEN	SYNC	—	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generator R	egister						0000 0000	0000 0000
9Ah	-	Unimpleme	nted							_	_
9Bh	_	Unimpleme	nted							-	—
9Ch	_	Unimpleme	nted							—	_
9Dh	—	Unimpleme	nted							—	_
9Eh	_	Unimpleme	nted							—	—
9Fh	-	Unimpleme	nted							-	-

TABLE 4-6: SPECIAL FUNCTION REGISTERS FOR THE PIC16C66/67 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: PIE1<6> and PIR1<6> are reserved on the PIC16C66/67, always maintain these bits clear.

5: PORTD, PORTE, TRISD, and TRISE are not implemented on the PIC16C66, read as '0'.

6: PSPIF (PIR1<7>) and PSPIE (PIE1<7>) are reserved on the PIC16C66, maintain these bits clear.

#### 4.2.2.8 PCON REGISTER


#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


The Power Control register (PCON) contains a flag bit to allow differentiation between a Power-on Reset to an external MCLR reset or WDT reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Poweron Reset condition.

#### Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

# FIGURE 4-22: PCON REGISTER FOR PIC16C62/64/65 (ADDRESS 8Eh)



# FIGURE 4-23: PCON REGISTER FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67 (ADDRESS 8Eh)



# 5.0 I/O PORTS

# Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Some pins for these I/O ports are multiplexed with an alternate function(s) for the peripheral features on the device. In general, when a peripheral is enabled, that pin may not be used as a general purpose I/O pin.

#### 5.1 PORTA and TRISA Register

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All devices have a 6-bit wide PORTA, except for the PIC16C61 which has a 5-bit wide PORTA.

Pin RA4/T0CKI is a Schmitt Trigger input and an open drain output. All other RA port pins have TTL input levels and full CMOS output drivers. All pins have data direction bits (TRIS registers) which can configure these pins as output or input.

Setting a bit in the TRISA register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISA register puts the contents of the output latch on the selected pin.


Reading PORTA register reads the status of the pins whereas writing to it will write to the port latch. All write operations are read-modify-write operations. Therefore, a write to a port implies that the port pins are read, this value is modified, and then written to the port data latch.

Pin RA4 is multiplexed with Timer0 module clock input to become the RA4/T0CKI pin.


# EXAMPLE 5-1: INITIALIZING PORTA

BCF	STATUS,	RP0	;	
BCF	STATUS,	RP1	;	PIC16C66/67 only
CLRF	PORTA		;	Initialize PORTA by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISA		;	Set RA<3:0> as inputs
			;	RA<5:4> as outputs
			;	TRISA<7:6> are always
			;	read as '0'.

#### FIGURE 5-1: BLOCK DIAGRAM OF THE RA3:RA0 PINS AND THE RA5 PIN



#### FIGURE 5-2: BLOCK DIAGRAM OF THE RA4/T0CKI PIN



# TABLE 5-11: PORTE FUNCTIONS

Name	Bit#	Buffer Type	Function
RE0/RD	bit0	ST/TTL <sup>(1)</sup>	Input/output port pin or Read control input in parallel slave port mode. RD 1 = Not a read operation 0 = Read operation. The system reads the PORTD register (if chip selected)
RE1/WR	bit1	ST/TTL <sup>(1)</sup>	Input/output port pin or Write control input in parallel slave port mode. WR 1 = Not a write operation 0 = Write operation. The system writes to the PORTD register (if chip selected)
RE2/CS	bit2	ST/TTL <sup>(1)</sup>	Input/output port pin or Chip select control input in parallel slave port mode. CS 1 = Device is not selected 0 = Device is selected

Legend: ST = Schmitt Trigger input, TTL = TTL input

Note 1: Buffer is a Schmitt Trigger when in I/O mode, and a TTL buffer when in Parallel Slave Port (PSP) mode.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
09h	PORTE		—	_	—		RE2	RE2 RE1		xxx	uuu
89h	TRISE	IBF	OBF	IBOV	PSPMODE	_	PORTE Data Direction Bits			0000 -111	0000 -111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells not used by PORTE.

# 6.0 OVERVIEW OF TIMER MODULES

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All PIC16C6X devices have three timer modules except for the PIC16C61, which has one timer module. Each module can generate an interrupt to indicate that an event has occurred (i.e., timer overflow). Each of these modules are detailed in the following sections. The timer modules are:

- Timer0 module (Section 7.0)
- Timer1 module (Section 8.0)
- Timer2 module (Section 9.0)

#### 6.1 <u>Timer0 Overview</u>

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. TMR0 can increment at the following rates: 1:1 when the prescaler is assigned to Watchdog Timer, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

### 6.2 <u>Timer1 Overview</u>

Ap	plicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

TImer1 also has a prescaler option which allows TMR1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. TMR1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit capture or 16-bit compare and must be synchronized to the device.

#### 6.3 <u>Timer2 Overview</u>

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a programmable prescaler and a programmable postscaler, as well as an 8-bit Period Register (PR2). Timer2 can be used with the CCP module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, and 1:16.

The postscaler allows TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

#### 6.4 <u>CCP Overview</u>

e Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The CCP module(s) can operate in one of three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs, an interrupt can be generated and the output pin CCPx can be forced to a given state (High or Low) and Timer1 can be reset. This depends on control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high.

#### EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 78.125 kHz, Fosc = 20 MHz TMR2 prescale = 1

 $1/78.125 \text{ kHz} = [(PR2) + 1] \cdot 4 \cdot 1/20 \text{ MHz} \cdot 1$   $12.8 \ \mu s = [(PR2) + 1] \cdot 4 \cdot 50 \text{ ns} \cdot 1$ PR2 = 63

Find the maximum resolution of the duty cycle that can be used with a 78.125 kHz frequency and 20 MHz oscillator:

1/78.125 kHz	= $2^{\text{PWM RESOLUTION}} \cdot 1/20 \text{ MHz} \cdot 1$
12.8 µs	= $2^{\text{PWM RESOLUTION}} \bullet 50 \text{ ns} \bullet 1$
256	$= 2^{\text{PWM RESOLUTION}}$
log(256)	= (PWM Resolution) • $log(2)$
8.0	= PWM Resolution

At most, an 8-bit resolution duty cycle can be obtained from a 78.125 kHz frequency and a 20 MHz oscillator, i.e.,  $0 \leq$  CCPR1L:CCP1CON<5:4>  $\leq$  255. Any value greater than 255 will result in a 100% duty cycle.

In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.

Table 10-3 lists example PWM frequencies and resolutions for Fosc = 20 MHz. The TMR2 prescaler and PR2 values are also shown.

10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

# TABLE 10-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

# TABLE 10-4: REGISTERS ASSOCIATED WITH TIMER1, CAPTURE AND COMPARE

Add	Name	Bit 7	Bit 6	Bit 5	Bit 4 Bit 3 Bit 2 Bit 1 Bit 0		Bit 0	Value on: POR, BOR		Value on all other Resets			
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF			0000	
0Ch	PIR1	PSPIF <sup>(2)</sup>	(3)	RCIF <sup>(1)</sup>	TXIF <sup>(1)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh <sup>(4)</sup>	PIR2	—	_	_	_	-	-	-	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(2)</sup>	(3)	RCIE <sup>(1)</sup>	TXIE <sup>(1)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh <sup>(4)</sup>	PIE2	—	_	_	_		—		CCP2IE		0		0
87h	TRISC	PORTC D	ata Direc	ction registe	er					1111	1111	1111	1111
0Eh	TMR1L	Holding re	egister for	the Least	Significant	Byte of the	16-bit TMF	R1 registe	r	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	egister for	the Most S	Significant I	Byte of the <sup>·</sup>	16-bit TMF	1 register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00	0000	uu	uuuu
15h	CCPR1L	Capture/C	Compare/	PWM1 (LS	B)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/	PWM1 (MS	SB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh <sup>(4)</sup>	CCPR2L	Capture/Compare/PWM2 (LSB)									xxxx	uuuu	uuuu
1Ch <sup>(4)</sup>	CCPR2H	Capture/C	Compare/	PWM2 (MS	SB)					xxxx	xxxx	uuuu	uuuu
1Dh <sup>(4)</sup>	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in these modes.

Note 1: These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.


4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

Steps to follow when setting up an Asynchronous Transmission:


- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, then set bit BRGH. (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

# FIGURE 12-8: ASYNCHRONOUS MASTER TRANSMISSION



#### FIGURE 12-9: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



#### TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	_	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	0000 0000	0000 0000							

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

#### 12.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous Mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) bit or enable bit CREN (RCSTA<4>). Data is sampled on the DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until bit CREN is cleared. If both the bits are set then bit CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit, OERR (RCSTA<1>) is set. The word in the RSR register will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun error bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value. Therefore it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old RX9D bit information.

Steps to follow when setting up Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit  $\ensuremath{\mathsf{RCIE}}$  .
- 5. If 9-bit reception is desired, then set bit RX9.
- If a single reception is required, set enable bit SREN. For continuous reception set enable bit CREN.
- 7. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing enable bit CREN.

TABLE 12-3: THE GOTE HO ACCOUNTED WITH CHIRCH COOL MACTENT											
Address	Name	Bit 7	Bit 6	Bit 5	Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0				Value on POR, BOR	Value on all other Resets	
0Ch	PIR1	PSPIF <sup>(1)</sup>	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	Baud Rate	Generat		0000 0000	0000 0000					

#### TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

# 14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

#### TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
х	Don't care location (= 0 or 1) The assembler will generate code with $x = 0$ . It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
< >	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.


Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

#### FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### 17.1 DC Characteristics: PIC16C62/64-04 (Commercial, Industrial) PIC16C62/64-10 (Commercial, Industrial) PIC16C62/64-20 (Commercial, Industrial)

DC CHAR		<b>Standaı</b> Operatir		•		)°C ≤	unless otherwise stated) $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power- on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5.0	mA	XT, RC, osc configuration FOSC = 4 MHz, VDD = 5.5V (Note 4)
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V
D020 D021 D021A	Power-down Current (Note 3, 5)	IPD	- - -	10.5 1.5 1.5	42 21 24	μΑ μΑ μΑ	$ \begin{array}{l} V\text{DD}=4.0V, WDT \mbox{ enabled}, -40^\circ C \mbox{ to } +85^\circ C \\ V\text{DD}=4.0V, WDT \mbox{ disabled}, -0^\circ C \mbox{ to } +70^\circ C \\ V\text{DD}=4.0V, WDT \mbox{ disabled}, -40^\circ C \mbox{ to } +85^\circ C \end{array} $

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.


The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

 $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSs.

- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.



# FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

# TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100	—	—	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	-	1024Tosc	_	-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34*	Tioz	I/O Hi-impedance from MCLR Low	-	—	100	ns	

These parameters are characterized but not tested.


† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# 18.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2	opS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
т			
F	Frequency	т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
1	ase letters and their meanings:		
S			
F	Fall	P	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st	(I <sup>2</sup> C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
FIGURE	18-1: LOAD CONDITIONS FOR DEVI	CE TIMING S	SPECIFICATIONS
	Load condition 1		Load condition 2
	N/ /0		
	VDD/2		
	J		
	$\leq$ RL		
	$\leq$		· ····
	•		Vss
	+		
	Vss	RL = 464Ω	
			for all pipe execut OSC2/CL/CUT
		CL = 50 pF	for all pins except OSC2/CLKOUT but including D and E outputs as ports
Note 1:	PORTD and PORTE are not	15-5	÷
	implemented on the	15 pF	for OSC2 output
	PIC16C62A/R62.		





# TABLE 18-10: I<sup>2</sup>C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0	-	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY	—		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY	—		
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock
		time	400 kHz mode	0.6	-	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	-	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109*	ΤΑΑ	Output valid from	100 kHz mode	—	3500	ns	Note 1
		clock	400 kHz mode	—	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	-	μs	before a new transmission can start
	Cb	Bus capacitive loading		—	400	pF	

\* These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

#### 21.3 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial) PIC16LCR63/R65-04 (Commercial, Industrial)

			rd Operat				ss otherwise stated) $A \le +85^{\circ}C$ for industrial and				
DC CHA	RACTERISTICS	$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial Operating voltage VDD range as described in DC spec Section 21.1 and Section 21.2									
Param No.	Characteristic	Sym	Min	Тур †	Мах	Units	Conditions				
	Input Low Voltage										
	I/O ports	VIL									
D030	with TTL buffer		Vss	-	0.15Vdd	v	For entire VDD range				
D030A			Vss	-	0.8V	v	$4.5V \le VDD \le 5.5V$				
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	v					
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2VDD	v					
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	v	Note1				
	Input High Voltage										
	I/O ports	VIH		-							
D040	with TTL buffer		2.0	-	Vdd	v	$4.5V \le V$ DD $\le 5.5V$				
D040A			0.25VDD	-	Vdd	v	For entire VDD range				
			+ 0.8V								
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	v	For entire VDD range				
D042	MCLR		0.8VDD	-	Vdd	V					
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1				
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V					
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS				
	Input Leakage Current (Notes 2, 3)										
D060	I/O ports	lı∟	-	-	±1	μA	Vss $\leq$ VPIN $\leq$ VDD, Pin at hi- impedance				
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$				
D063	OSC1		-	-	±5	μΑ	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and				
							LP osc configuration				
	Output Low Voltage						-				
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C				
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C				
	Output High Voltage										
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	v	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С				
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	v	IOH = -1.3  mA,  VDD = 4.5 V, -40°C to +85°C				
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin				

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 21-8: PARALLEL SLAVE PORT TIMING (PIC16CR65)



# TABLE 21-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16CR65)

Sym	Characteristic	aracteristic				Units	Conditions
TdtV2wrH	Data in valid before $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ (setu	ıp time)	20	_	_	ns	
TwrH2dtl		PIC16 <b>CR</b> 65	20	_	—	ns	
	time)	PIC16 <b>LCR</b> 65	35	—	—	ns	
TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		-	—	80	ns	
TrdH2dtl	$\overline{RD}$ for $\overline{CS}$ to data-out invalid	r CS↑ to data–out invalid		—	30	ns	
	TdtV2wrH TwrH2dtl TrdL2dtV	TdtV2wrH     Data in valid before WR↑ or CS↑ (setu       TwrH2dtl     WR↑ or CS↑ to data–in invalid (hold time)       TrdL2dtV     RD↓ and CS↓ to data–out valid	TdtV2wrH     Data in valid before WR↑ or CS↑ (setup time)       TwrH2dtl     WR↑ or CS↑ to data-in invalid (hold time)       PIC16CR65       PIC16LCR65       TrdL2dtV     RD↓ and CS↓ to data-out valid	TdtV2wrH     Data in valid before WR↑ or CS↑ (setup time)     20       TwrH2dtl     WR↑ or CS↑ to data-in invalid (hold time)     PIC16CR65     20       TrdL2dtV     RD↓ and CS↓ to data-out valid     —	TdtV2wrH     Data in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ (setup time)     20        TwrH2dtl $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data-in invalid (hold time)     PIC16 <b>CR</b> 65     20        TrdL2dtV $\overline{RD}^{\downarrow}$ and $\overline{CS}^{\downarrow}$ to data-out valid	TdtV2wrH     Data in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ (seture time)     20        TwrH2dtl $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data-in invalid (hold time)     PIC16 <b>CR</b> 65     20        TrdL2dtV $\overline{RD}_{\downarrow}$ and $\overline{CS}_{\downarrow}$ to data-out valid      80	TdtV2wrH       Data in valid before $\overline{WR}$ or $\overline{CS}$ (setup time)       20        ns         TwrH2dtl $\overline{WR}$ or $\overline{CS}$ to data-in invalid (hold time)       PIC16 <b>CR</b> 65       20        ns         TrdL2dtV $\overline{RD}$ and $\overline{CS}$ to data-out valid        ns       ns         TrdL2dtV $\overline{RD}$ and $\overline{CS}$ to data-out valid         ns

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

	Applicable Devices	61	62	62A	<b>B62</b>	63	<b>B63</b>	64	64A	<b>R64</b>	65	65A	<b>B65</b>	66	67
--	--------------------	----	----	-----	------------	----	------------	----	-----	------------	----	-----	------------	----	----

		Standa	rd Operat	ing (	Condition	s (unle	ess otherwise stated)
		Operatio	ng temper	ature	-40°	C ́≤1	$A \leq +125^{\circ}C$ for extended,
	RACTERISTICS				-40°	C ≤1	$A \leq +85^{\circ}C$ for industrial and
	AACTERISTICS				0°C	≤ 1	$A \leq +70^{\circ}C$ for commercial
		•	ng voltage tion 22.2	VDD	range as	descrit	bed in DC spec Section 22.1
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions
No.		-		†			
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D090A			VDD-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
D092A			VDD-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin
	Capacitive Loading Specs on Out- put Pins						
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF	
D102	SCL, SDA in I <sup>2</sup> C mode	Cb	-	-	400	pF	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 22-14: I<sup>2</sup>C BUS DATA TIMING



# TABLE 22-10: I<sup>2</sup>C BUS DATA REQUIREMENTS


Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	Тнідн	Clock high time	100 kHz mode	4.0	-	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY	—		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5Tcy	—		
102*	TR	SDA and SCL rise	100 kHz mode	-	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	—	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	—	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0	—	μs	After this period the first clock
		time	400 kHz mode	0.6	—	μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0	—	ns	
			400 kHz mode	0	0.9	μs	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	—	ns	Note 2
			400 kHz mode	100	—	ns	
92*	Tsu:sto	STOP condition setup	100 kHz mode	4.7	—	μs	
		time	400 kHz mode	0.6	—	μs	
109*	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	—	—	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	—	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
	Cb	Bus capacitive loading		—	400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released.

## FIGURE 22-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




# TABLE 22-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 <b>C</b> 66/67		—	80	ns	
		Clock high to data out valid	PIC16 <b>LC</b> 66/67	-	—	100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16 <b>C</b> 66/67		—	45	ns	
		(Master Mode)	PIC16LC66/67		—	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16 <b>C</b> 66/67	_	—	45	ns	
			PIC16LC66/67	_	—	50	ns	

\* These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 22-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



### TABLE 22-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK $\downarrow$ (DT setup time)	15	_		ns	
126*	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	_	-	ns	

These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 24.9 28-Lead Ceramic Side Brazed Dual In-Line with Window (300 mil) (JW)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Ceramic Side Brazed Dual In-Line (CER)									
Symbol		Millimeters		Inches					
	Min	Мах	Notes	Min	Max	Notes			
α	0°	10°		0°	10°				
Α	3.937	5.030		0.155	0.198				
A1	1.016	1.524		0.040	0.060				
A2	2.921	3.506		0.115	0.138				
A3	1.930	2.388		0.076	0.094				
В	0.406	0.508		0.016	0.020				
B1	1.219	1.321	Typical	0.048	0.052				
С	0.228	0.305	Typical	0.009	0.012				
D	35.204	35.916		1.386	1.414				
D1	32.893	33.147	Reference	1.295	1.305				
E	7.620	8.128		0.300	0.320				
E1	7.366	7.620		0.290	0.300				
e1	2.413	2.667	Typical	0.095	0.105				
eA	7.366	7.874	Reference	0.290	0.310				
eB	7.594	8.179		0.299	0.322				
L	3.302	4.064		0.130	0.160				
Ν	28	28		28	28				
S	1.143	1.397		0.045	0.055				
S1	0.533	0.737		0.021	0.029				