

Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

- · ·	
Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c64a-20-pq

FIGURE 4-17: PIR1 REGISTER FOR PIC16C63/R63/66 (ADDRESS 0Ch)

U = Unimplemented bit, read as '0' - n = Value at POR reset 1.7-6: Reserved: Always maintain these bits clear. RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full (cleared by reading RCREG) 0 = The USART receive buffer is empty 1.4: TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full 1.3: SSPIF: Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 1.2: CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 1. TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred	R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	
U = Unimplemented bit, read as '0' - n = Value at POR reset RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full (cleared by reading RCREG) 0 = The USART receive buffer is empty TXIF: USART transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full SSPIF: Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 1 : TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR1 to PR2 match occurred (must be cleared in software) 1 : TMR1F: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow occurred (must be cleared in software)	_	_	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	
t 5: RCIF: USART Receive Interrupt Flag bit 1 = The USART receive buffer is full (cleared by reading RCREG) 0 = The USART receive buffer is empty 44: TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 1 = CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 1 = TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2IF: TMR2 to PR2 match occurred 0 = No TMR1 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred 1 O: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow occurred (must be cleared in software)	oit7							bit0	U = Unimplemented bit, read as '0'
1 = The USART receive buffer is full (cleared by reading RCREG) 0 = The USART receive buffer is empty 14: TXIF: USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full SSPIF: Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 2: CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR1 to PR2 match occurred 1: 1: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow loccurred (must be cleared in software)	bit 7-6:	Reserved:	Always ma	intain thes	e bits clear.				
1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full 3: SSPIF: Synchronous Serial Port Interrupt Flag bit 1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 4: 2: CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 4: 1: TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR1 to PR2 match occurred 1: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow occurred (must be cleared in software)	bit 5:	1 = The US	ART receiv	e buffer is	full (cleared	d by reading	RCREG)		
1 = The transmission/reception is complete (must be cleared in software) 0 = Waiting to transmit/receive 2 : CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 1 = TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR1 to PR2 match occurred 1 to: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow occurred (must be cleared in software)	bit 4:	1 = The US	ART transi	nit buffer is	empty (cle	ared by writi	ng to TXRE	G)	
Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode Unused in this mode 1 : TMR2IF: TMR2 to PR2 Match Interrupt Flag bit 1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred 1 : TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow occurred (must be cleared in software)	bit 3:	1 = The tra	nsmission/i	reception is			ared in softv	vare)	
1 = TMR2 to PR2 match occurred (must be cleared in software) 0 = No TMR2 to PR2 match occurred t 0: TMR1IF: TMR1 Overflow Interrupt Flag bit 1 = TMR1 register overflow occurred (must be cleared in software)	bit 2:	Capture Mo 1 = A TMR 0 = No TMI Compare M 1 = A TMR 0 = No TMI PWM Mode	ode 1 register c R1 register <u>lode</u> 1 register c R1 register	apture occ capture oc ompare ma	urred (must curred atch occurre	ed (must be o	,	oftware)	
1 = TMR1 register overflow occurred (must be cleared in software)	bit 1:	1 = TMR2 t	o PR2 mat	ch occurre	d (must be		oftware)		
	bit 0:	1 = TMR1 ı	egister ove	rflow occu	rred (must l	oe cleared in	software)		

Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

4.2.2.6 PIE2 REGISTER

Applicable Devices
61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

This register contains the CCP2 interrupt enable bit.

FIGURE 4-20: PIE2 REGISTER (ADDRESS 8Dh)




TABLE 5-6: PORTC FUNCTIONS FOR PIC16C62A/R62/64A/R64

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input
RC2/CCP1	bit2	ST	Input/output port pin or Capture input/Compare output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

TABLE 5-7: PORTC FUNCTIONS FOR PIC16C63/R63/65/65A/R65/66/67

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input
RC1/T1OSI/CCP2	bit1		Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I ² C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I ² C mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6/TX/CK	bit6		Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data

Legend: ST = Schmitt Trigger input

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC D	Data Direct	1111 1111	1111 1111						

Legend: x = unknown, u = unchanged.

5.6 <u>I/O Programming Considerations</u>

Applicable Devices
61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

5.6.1 BI-DIRECTIONAL I/O PORTS

Any instruction which writes, operates internally as a read followed by a write operation. The BCF and BSF instructions, for example, read the register into the CPU, execute the bit operation and write the result back to the register. Caution must be used when these instructions are applied to a port with both inputs and outputs defined. For example, a BSF operation on bit5 of PORTB will cause all eight bits of PORTB to be read into the CPU. Then the BSF operation takes place on bit5 and PORTB is written to the output latches. If another bit of PORTB is used as a bi-directional I/O pin (e.g., bit0) and it is defined as an input at this time, the input signal present on the pin itself would be read into the CPU and rewritten to the data latch of this particular pin, overwriting the previous content. As long as the pin stavs in the input mode, no problem occurs. However, if bit0 is switched into output mode later on, the content of the data latch may now be unknown.

Reading the port register, reads the values of the port pins. Writing to the port register writes the value to the port latch. When using read-modify-write instructions (ex. BCF, BSF, etc.) on a port, the value of the port pins is read, the desired operation is done to this value, and this value is then written to the port latch.

Example 5-4 shows the effect of two sequential read-modify-write instructions on an I/O port.

EXAMPLE 5-4: READ-MODIFY-WRITE INSTRUCTIONS ON AN I/O PORT


```
;Initial PORT settings: PORTB<7:4> Inputs
                        PORTB<3:0> Outputs
;PORTB<7:6> have external pull-ups and are
;not connected to other circuitry
                     PORT latch PORT pins
 BCF PORTB, 7
                   ; 01pp pppp
                                 11pp pppp
 BCF PORTB, 6
                   ; 10pp pppp
                                 11pp pppp
 BSF STATUS, RPO
 BCF TRISB, 7
                   ; 10pp pppp
                                 11pp pppp
 BCF TRISB, 6
                   ; 10pp pppp
                                 10pp pppp
; Note that the user may have expected the
;pin values to be 00pp pppp. The 2nd BCF
; caused RB7 to be latched as the pin value
: (high).
```

A pin actively outputting a Low or High should not be driven from external devices at the same time in order to change the level on this pin ("wired-or", "wired-and"). The resulting high output currents may damage the chip.

5.6.2 SUCCESSIVE OPERATIONS ON I/O PORTS

The actual write to an I/O port happens at the end of an instruction cycle, whereas for reading, the data must be valid at the beginning of the instruction cycle (Figure 5-10). Therefore, care must be exercised if a write followed by a read operation is carried out on the same I/O port. The sequence of instructions should be such to allow the pin voltage to stabilize (load dependent) before the next instruction which causes that file to be read into the CPU is executed. Otherwise, the previous state of that pin may be read into the CPU separate than the new state. When in doubt, it is better to separate these instructions with a NOP or another instruction not accessing this I/O port.

FIGURE 5-10: SUCCESSIVE I/O OPERATION



NOTES:

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value PC BC	,	Valu all o res	
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
11h	TMR2	Timer2 m	imer2 module's register								0000	0000	0000
12h	T2CON	_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000	0000	-000	0000
92h	PR2	Timer2 Pe	eriod regist	er						1111	1111	1111	1111

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer2. Note 1: The USART is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

^{2:} Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

^{3:} PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

FIGURE 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x		
SPEN bit7	RX9	SREN	CREN		FERR	OERR	RX9D bit0		
	SPEN: Ser (Configures 1 = Serial p 0 = Serial p	s RC7/RX/I	DT and RC d	6/TX/CK p	oins as seri	al port pins	when bits	TRIS	C<7:6> are set)
	RX9: 9-bit 1 = Selects 0 = Selects	9-bit rece	otion						
bit 5:	SREN: Sin	gle Receive	e Enable b	it					
	Asynchrone Don't care	ous mode							
	Synchrono 1 = Enable 0 = Disable This bit is o	s single red es single re	ceive	ı is comple	ite.				
	Synchrono Unused in		<u>slave</u>						
bit 4:	CREN: Cor	ntinuous Re	eceive Ena	ble bit					
	Asynchrone 1 = Enable 0 = Disable	s continuo							
	Synchrono 1 = Enable 0 = Disable	s continuo		until enable	e bit CREN	l is cleared	(CREN ove	erride	es SREN)
bit 3:	Unimplem	ented: Rea	ad as '0'						
	FERR: Fraing 1 = Framing 0 = No fran	g error (Ca		ed by reac	ling RCRE	G register a	and receive	next	valid byte)
	OERR: Over			nd hy clear	ing bit CRI	=NI)			
	0 = No ove	•	ii be cleare	o by olear	ing bit Oi it	_14)			

12.2.2 USART ASYNCHRONOUS RECEIVER

The receiver block diagram is shown in Figure 12-10. The data comes in the RC7/RX/DT pin and drives the data recovery block. The data recovery block is actually a high speed shifter operating at x16 times the baud rate, whereas the main receive serial shifter operates at the bit rate or at Fosc.

Once Asynchronous mode is selected, reception is enabled by setting bit CREN (RCSTA<4>).

The heart of the receiver is the receive (serial) shift register (RSR). After sampling the STOP bit, the received data in the RSR is transferred to the RCREG register (if it is empty). If the transfer is complete, flag bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is cleared by the hardware. It is cleared when the RCREG register has been read and is empty. The RCREG is double buffered register, i.e., it is a two deep FIFO. It is

possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte begin shifting to the RSR register. On the detection of the STOP bit of the third byte, if the RCREG is still full, then the overrun error bit, OERR (RCSTA<1>) will be set. The word in the RSR register will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun bit OERR has to be cleared in software. This is done by resetting the receive logic (CREN is cleared and then set). If bit OERR is set, transfers from the RSR register to the RCREG register are inhibited, so it is essential to clear overrun bit OERR if it is set. Framing error bit FERR (RCSTA<2>) is set if a stop bit is detected as clear. Error bit FERR and the 9th receive bit are buffered the same way as the receive data. Reading the RCREG register will load bits RX9D and FERR with new values. Therefore it is essential for the user to read the RCSTA register before reading RCREG in order not to lose the old FERR and RX9D information.

FIGURE 12-10: USART RECEIVE BLOCK DIAGRAM





FIGURE 12-11: ASYNCHRONOUS RECEPTION



GOTO	Uncondi	tional Br	anch		INCF		Increme	nt f		
Syntax:	[label]	GOTO	k		Syntax:		[label]	INCF 1	f,d	
Operands:	$0 \le k \le 20$	047			Operan	ıds:	$0 \le f \le 12$	27		
Operation:	$k \rightarrow PC <$	10:0>					d ∈ [0,1]			
	PCLATH-	<4:3> → l	PC<12:11	>	Operati	on:	$(f) + 1 \rightarrow$	(destina	tion)	
Status Affected:	None				Status /	Affected:	Z			
Encoding:	10	1kkk	kkkk	kkkk	Encodir	ng:	0.0	1010	dfff	ffff
Description:	eleven bit into PC bi PC are loa	n unconditi immediate is <10:0>. aded from two cycle i	value is lo The upper PCLATH<4	aded bits of 1:3>.	Descrip	otion:		f 'd' is 0 th ister. If 'd'		placed in
Words:	1				Words:		1			
Cycles:	2				Cycles:		1			
Q Cycle Activity:	Q1	Q2	Q3	Q4	Q Cycle	e Activity:	Q1	Q2	Q3	Q4
1st Cycle	Decode	Read literal 'k'	Process data	Write to PC			Decode	Read register	Process data	Write to destination
2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation						
	Орегалогі	Орегилогі	Орегалогі	Орегалогі	Exampl	le	INCF	CNT,	1	
Example	GOTO T	HERE					Before Ir	struction	1	
	After Inst	ruction						CNT 7	= 0xFl	F
		PC =	Address	THERE			After Ins	_	= 0	

CNT = 0x00 Z = 1

FIGURE 16-2: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 16-3: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 16-4: TYPICAL RC OSCILLATOR FREQUENCY vs. VDD




FIGURE 16-5: TYPICAL IPD VS. VDD WATCHDOG TIMER DISABLED 25°C




FIGURE 16-10: VIH, VIL OF MCLR, TOCKI AND OSC1 (IN RC MODE) vs. VDD




FIGURE 16-11: VTH (INPUT THRESHOLD VOLTAGE) OF OSC1 INPUT (IN XT, HS, AND LP MODES) vs. VDD




FIGURE 16-21: IOL VS. VOL, VDD = 3V




FIGURE 16-22: IOL VS. VOL, VDD = 5V




TABLE 16-2: INPUT CAPACITANCE*

Pin Name	Typical Cap	acitance (pF)
	18L PDIP	18L SOIC
RA port	5.0	4.3
RB port	5.0	4.3
MCLR	17.0	17.0
OSC1/CLKIN	4.0	3.5
OSC2/CLKOUT	4.3	3.5
T0CKI	3.2	2.8

*All capacitance values are typical at 25°C. A part to part variation of $\pm 25\%$ (three standard deviations) should be taken into account.

18.2 DC Characteristics: PIC16LC62A/R62/64A/R64-04 (Commercial, Industrial)

		Standa	rd Ope	rating (Condi	tions (u	inless otherwise stated)
DC CHA		Operatir		•	e -40	°C ≤	TA ≤ +85°C for industrial and
					0°C	_ ≤	TA ≤ +70°C for commercial
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions
D001	Supply Voltage	VDD	2.5	-	6.0	٧	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	>	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	٧	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN bit in configuration word enabled
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration FOSC = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μΑ	LP osc configuration FOSC = 32 kHz, VDD = 3.0V, WDT disabled
D015*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μА	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	7.5	30	μΑ	VDD = 3.0V, WDT enabled, -40°C to +85°C
D021	(Note 3, 5)		-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, 0°C to +70°C
D021A			-	0.9	5	μΑ	VDD = 3.0V, WDT disabled, -40°C to +85°C
D023*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	μΑ	BOR enabled, VDD = 5.0V

- * These parameters are characterized but not tested.
- † Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.
- Note 1: This is the limit to which VDD can be lowered without losing RAM data.
 - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
 - The test conditions for all IDD measurements in active operation mode are:
 - OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD
 - MCLR = VDD; WDT enabled/disabled as specified.
 - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
 - 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
 - 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
 - 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

19.5 Timing Diagrams and Specifications

FIGURE 19-2: EXTERNAL CLOCK TIMING




TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	50	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μS	LP oscillator
			15			ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_		25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_		15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-3: CLKOUT AND I/O TIMING




TABLE 20-3: CLKOUT AND I/O TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓	_	75	200	ns	Note 1	
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	CLKOUT ↓ to Port out valid			0.5Tcy + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT ↑	Tosc + 200	_	_	ns	Note 1	
16*	TckH2iol	Port in hold after CLKOUT ↑	0		_	ns	Note 1	
17*	TosH2ioV	OSC1↑ (Q1 cycle) to Port out va	lid	_	50	150	ns	
18*	TosH2iol	OSC1↑ (Q2 cycle) to Port input	PIC16 C 63/65A	100		_	ns	
		invalid (I/O in hold time)	PIC16 LC 63/65A	200	_	_	ns	
19*	TioV2osH	Port input valid to OSC1↑ (I/O in	setup time)	0	_	_	ns	
20*	TioR	Port output rise time	PIC16 C 63/65A	_	10	40	ns	
			PIC16 LC 63/65A	_	_	80	ns	
21*	TioF	Port output fall time	PIC16 C 63/65A	_	10	40	ns	
			PIC16 LC 63/65A	_	_	80	ns	
22††*	Tinp	INT pin high or low time	NT pin high or low time			_	ns	
23††*	Trbp	RB7:RB4 change INT high or lov	v time	Tcy	_	_	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested

^{††} These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

FIGURE 20-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 20-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
50*		CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_	_	ns	
		input low time	With Prescaler	PIC16 C 63/65A	10	_		ns	
				PIC16 LC 63/65A	20	_	-	ns	
51*	TccH	CCP1 and CCP2 input high time	No Prescaler		0.5Tcy + 20	_	_	ns	
			With Prescaler	PIC16 C 63/65A	10	_	_	ns	
				PIC16 LC 63/65A	20	_	_	ns	
52*	TccP	CCP1 and CCP2 input period			3Tcy + 40 N	_	-	ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 and CCP2 output rise time PIC16C63/65A PIC16LC63/65A		PIC16 C 63/65A	_	10	25	ns	
				_	25	45	ns		
54*	TccF	CCP1 and CCP2 output fall time		PIC16 C 63/65A	_	10	25	ns	
				PIC16 LC 63/65A	_	25	45	ns	

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 21-10: I²C BUS START/STOP BITS TIMING




TABLE 21-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions	
90*	TSU:STA	START condition	100 kHz mode	4700	_	_	ns	Only relevant for repeated START	
		Setup time	400 kHz mode	600		_	110	condition	
91*	THD:STA	START condition	100 kHz mode	4000	_	_	ns	After this period the first clock	
		Hold time	400 kHz mode	600	_	_	113	pulse is generated	
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ns		
		Setup time	400 kHz mode	600	_	_	113		
93	THD:STO	STOP condition	100 kHz mode	4000	_	_	ns		
Ì		Hold time	400 kHz mode	600	_	_	113		

These parameters are characterized but not tested.

FIGURE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 22-5: BROWN-OUT RESET TIMING




TABLE 22-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	_	_	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc	_	_	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT reset	-	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	-	_	μs	VDD ≤ BVDD (D005)

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 22-6: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 22-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic			Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width		No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
				With Prescaler	10	_	_	ns	parameter 42
42*	Tt0P			No Prescaler With Prescaler	Tcy + 40	_	_	ns	
					Greater of:	_	_	ns	N = prescale value
					20 or TCY + 40				(2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, F	Propositor 1	N 0.5Tcy + 20	_		ns	Must also most
45	ILII	I TONI HIGH TIME	Synchronous, P	PIC16 C 6X	0.51CY + 20 15	_	_	ns	Must also meet parameter 47
			Prescaler =	PIC16 C 6X	25	-		ns	parameter 47
			2,4,8	I IC IOLCOX	23			115	
				PIC16 C 6X	30	_	_	ns	
				PIC16 LC 6X	50	_	_	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F	A. Control of the Con	0.5Tcy + 20	_	_	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16LC6X	25	_	_	ns	
			Asynchronous	PIC16 C 6X	30	_	_	ns	
				PIC16 LC 6X	50	_	_	ns	
47*	Tt1P	Tt1P T1CKI input period	Synchronous	PIC16 C 6X	Greater of: 30 OR TCY + 40 N	_	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 6X	Greater of: 50 OR TCY + 40 N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60			ns	
				PIC16 LC 6X	100	_	_	ns	
	Ft1		cillator input frequency range		DC	-	200	kHz	
		(oscillator enabled b							
48	TCKEZtmr	1 Delay from external	clock edge to tir	ner increment	2Tosc	-	7Tosc	_	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Transfer Acknowledge9	
Transmission10	
ID Locations14	2
IDLE_MODE10)4
In-circuit Serial Programming14	12
INDF24, 26, 28, 30, 32, 3	
Indirect Addressing4	
Instruction Cycle 1	
Instruction Flow/Pipelining1	
Instruction Format14	
Instruction Set	
ADDLW14	15
ADDWF	
ADDWF	
ANDWF14	
BCF14	-
BSF14	
BTFSC	
BTFSS14	
CALL 14	
CLRF14	
CLRW14	
CLRWDT14	8
COMF14	9
DECF14	9
DECFSZ14	19
GOTO15	0
INCF	60
INCFSZ15	51
IORLW15	51
IORWF15	
MOVF	
MOVLW	
MOVWF	
NOP	
OPTION	
RETFIE	
RETLW	
RETURN15	
RLF	
RRF	
SLEEP	
SUBLW	
SUBWF	
SWAPF15	
TRIS15	
XORLW15	
XORWF15	
Section14	
Summary Table14	4
INTCON24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 3	34
INTE3	37
INTEDG3	36
Interrupt Edge Select bit, INTEDG3	36
Interrupt on Change Feature5	63
Interrupts	
Section13	36
CCP	
CCP1	
	_
CCP1 Flag bit	
CCP1 Flag bit	
CCP2 Enable bit4	16
CCP2 Enable bit	
CCP2 Enable bit 4 CCP2 Flag bit 4 Context Saving 13	39
CCP2 Enable bit 4 CCP2 Flag bit 4 Context Saving 13 Parallel Slave Port Flag bit 4	39 13
CCP2 Enable bit 4 CCP2 Flag bit 4 Context Saving 13 Parallel Slave Port Flag bit 4 Parallel Slave Prot Read/Write Enable bit 3	39 13 39
CCP2 Enable bit 4 CCP2 Flag bit 4 Context Saving 13 Parallel Slave Port Flag bit 4	39 13 39 53

RB0/INT Timing Diagram	
Receive Flag bit	
Timer0	
Timer0, Timing	
Timing Diagram, Wake-up from SLEEP	
TMR0USART Receive Enable bit	
USART Transmit Enable bit	
USART Transmit Flag bit	
Wake-up	
Wake-up from SLEEP	
INTF	
IRP	35
1	
L	
Loading the Program Counter	48
М	
MPASM Assembler1	EO 160
MPLAB-C	
MPSIM Software Simulator 1	
IVII SIIVI SOITWATE SIITIUIATOT	33, 10
0	
OERR	106
One-Time-Programmable Devices	7
OPCODE	143
Open-Drain	
OPTION25, 27, 29, 31	
Oscillator Start-up Timer (OST)	23, 129
Oscillators	
Block Diagram, External Parallel Resonant Cryst	
Capacitor Selection Configuration	
External Crystal Circuit	
HS1	
LP1	
RC, Block Diagram	
RC, Section	
XT	125
Overrun Error bit, OERR	106
P	
• P	04 00
Packaging Information	
Parallel Slave Port	29
PORTD	57
Section	
Parallel Slave Port Interrupt Flag bit, PSPIF	
Parallel Slave Port Read/Write Interrupt Enable bit, PS	SPIE 39
PCL24, 25, 26, 27, 28, 29, 30, 31, 32	, 33, 34
PCLATH 24, 25, 26, 27, 28, 29, 30, 31, 32, 33	, 34, 48
<u>PC</u> ON 25, 27, 29, 31, 33,	
PD	
PEIE	
Peripheral Interrupt Enable bit, PEIE	
PICDEM-1 Low-Cost PIC16/17 Demo Board 1	
PICDEM-2 Low-Cost PIC16CXX Demo Board 1 PICDEM-3 Low-Cost PIC16C9XXX Demo Board	
PICMASTER In-Circuit Emulator	
PICSTART Low-Cost Development System	
PIE1	
PIE2	
Pin Compatible Devices	
Pin Functions	
MCLR/VPP	16