



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	$4V \sim 6V$
Data Converters	
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c64a-20-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong



FIGURE 3-4: PIC16C66/67 BLOCK DIAGRAM

6.0 OVERVIEW OF TIMER MODULES

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All PIC16C6X devices have three timer modules except for the PIC16C61, which has one timer module. Each module can generate an interrupt to indicate that an event has occurred (i.e., timer overflow). Each of these modules are detailed in the following sections. The timer modules are:

- Timer0 module (Section 7.0)
- Timer1 module (Section 8.0)
- Timer2 module (Section 9.0)

6.1 <u>Timer0 Overview</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. TMR0 can increment at the following rates: 1:1 when the prescaler is assigned to Watchdog Timer, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

6.2 <u>Timer1 Overview</u>

_		
IЛ		•
		-
~	plicable Devices	3

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

TImer1 also has a prescaler option which allows TMR1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. TMR1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit capture or 16-bit compare and must be synchronized to the device.

6.3 <u>Timer2 Overview</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a programmable prescaler and a programmable postscaler, as well as an 8-bit Period Register (PR2). Timer2 can be used with the CCP module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, and 1:16.

The postscaler allows TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

6.4 <u>CCP Overview</u>

_		
Δ	nnlicable	Devices
~	ppiloubic	Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The CCP module(s) can operate in one of three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs, an interrupt can be generated and the output pin CCPx can be forced to a given state (High or Low) and Timer1 can be reset. This depends on control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high.

FIGURE 10-1: CCP1CON REGISTER (ADDRESS 17h) / CCP2CON REGISTER (ADDRESS 1Dh)

			DAMO				DAMO	
0-0	0-0	R/W-U	R/W-U	R/W-U	R/W-U	H/W-U	R/W-U	
	—	CCPXX	CCPXY	CCPXM3	CCPxM2	CCPxM1	CCPxM0	R = Readable bit
bit7							bit0	VV = VVIIIable bit
								as '0'
								- n =Value at POR reset
bit 7-6:	Unim	plemente	d: Read a	s '0'				
bit 5-4:	CCP	X:CCPxY	: PWM Le	ast Signific	ant bits			
	<u>Captu</u>	ure Mode						
	Unus	ed						
	Comp	pare Mode						
	Unus	ed						
	Theory	<u>IVIOCIE</u> o bito oro t	ha two I S	be of the D		olo. Tho oig	ht MCha ara	found in CCPPyl
	111656					cie. The eig		
bit 3-0:	CCP	(M3:CCPx	MO: CCP	K Mode Sel	ect bits			
	0000	= Capture	Compare	PVVIVI OTT (resets CCP	x module)		
	0100	- Capture	mode ev	ory rising e	euge adae			
	0110	= Capture	mode, ev	erv 4th risi	na edae			
	0111	= Capture	e mode, ev	ery 16th ris	sing edge			
	1000	= Compai	re mode, s	set output o	n match (bit	CCPxIF is	set)	
	1001	= Compar	re mode, o	lear output	on match (I	oit CCPxIF i	is set)	
	1010	= Compar	re mode, g	enerate so	tware interr	upt on matc	h (bit CCPxIF	is set, CCPx pin is unaffected)
	1011	= Compar	e mode, tr	igger speci	al event (CC	PxIF bit is s	et; CCP1 res	ets TMR1; CCP2 resets TMR1)
	11xx	= PWM m	lode					

10.1 Capture Mode

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In Capture mode, CCPR1H:CCPR1L captures the 16-bit value of the TMR1 register when an event occurs on pin RC2/CCP1 (Figure 10-2). An event is defined as:

- · Every falling edge
- · Every rising edge
- · Every 4th rising edge
- Every 16th rising edge

An event is selected by control bits CCP1M3:CCP1M0 (CCP1CON<3:0>). When a capture is made, the interrupt request flag bit CCP1IF (PIR1<2>) is set. It must be cleared in software. If another capture occurs before the value in register CCPR1 is read, the old captured value will be lost.

10.1.1 CCP PIN CONFIGURATION

In Capture mode, the RC2/CCP1 pin should be configured as an input by setting the TRISC<2> bit.

Note:	If the RC2/CCP1 pin is configured as an
	output, a write to PORTC can cause a cap-
	ture condition.

FIGURE 10-2: CAPTURE MODE OPERATION BLOCK DIAGRAM



10.1.2 TIMER1 MODE SELECTION

Timer1 must be running in Timer mode or Synchronized Counter mode for the CCP module to use the capture feature. In Asynchronous Counter mode, the capture operation may not work consistently.

10.1.3 SOFTWARE INTERRUPT

When the Capture event is changed, a false capture interrupt may be generated. The user should clear enable bit CCP1IE (PIE1<2>) to avoid false interrupts and should clear flag bit CCP1IF following any such change in operating mode.

11.5 <u>SSP I²C Operation</u>

The SSP module in I^2C mode fully implements all slave functions, except general call support, and provides interrupts on start and stop bits in hardware to facilitate firmware implementations of the master functions. The SSP module implements the standard mode specifications as well as 7-bit and 10-bit addressing. Two pins are used for data transfer. These are the RC3/SCK/SCL pin, which is the clock (SCL), and the RC4/SDI/SDA pin, which is the data (SDA). The user must configure these pins as inputs or outputs through the TRISC<4:3> bits. The SSP module functions are enabled by setting SSP Enable bit SSPEN (SSP-CON<5>).

FIGURE 11-24: SSP BLOCK DIAGRAM (I²C MODE)



The SSP module has five registers for I^2C operation. These are the:

- SSP Control Register (SSPCON)
- SSP Status Register (SSPSTAT)
- Serial Receive/Transmit Buffer (SSPBUF)
- SSP Shift Register (SSPSR) Not directly accessible
- SSP Address Register (SSPADD)

The SSPCON register allows control of the I^2C operation. Four mode selection bits (SSPCON<3:0>) allow one of the following I^2C modes to be selected:

- I²C Slave mode (7-bit address)
- I²C Slave mode (10-bit address)
- I²C Slave mode (7-bit address), with start and stop bit interrupts enabled
- I²C Slave mode (10-bit address), with start and stop bit interrupts enabled
- I²C Firmware controlled Master Mode, slave is idle

Selection of any I^2C mode, with the SSPEN bit set, forces the SCL and SDA pins to be open drain, provided these pins are programmed to inputs by setting the appropriate TRISC bits.

The SSPSTAT register gives the status of the data transfer. This information includes detection of a START or STOP bit, specifies if the received byte was data or address if the next byte is the completion of 10-bit address, and if this will be a read or write data transfer. The SSPSTAT register is read only.

The SSPBUF is the register to which transfer data is written to or read from. The SSPSR register shifts the data in or out of the device. In receive operations, the SSPBUF and SSPSR create a doubled buffered receiver. This allows reception of the next byte to begin before reading the last byte of received data. When the complete byte is received, it is transferred to the SSPBUF register and flag bit SSPIF is set. If another complete byte is received before the SSPBUF register is read, a receiver overflow has occurred and bit SSPOV (SSPCON<6>) is set and the byte in the SSPSR is lost.

The SSPADD register holds the slave address. In 10-bit mode, the user first needs to write the high byte of the address (1111 0 A9 A8 0). Following the high byte address match, the low byte of the address needs to be loaded (A7:A0).

11.5.1.2 RECEPTION

When the R/\overline{W} bit of the address byte is clear and an address match occurs, the R/\overline{W} bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge (\overline{ACK}) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set. An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

FIGURE 11-25: I²C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)

Receiving Address R/W=0 Receiving Data ACK Receiving Data ACK SDA /A7_ A6 A5 A4 A3 A2 A1 ACK D7 D6 D5 D4 D3 D2 D1 D0 D7 D6 D5 D4 D3 D2 D1 D0 D3 D2 D1 D0 S0 A7 A6 A5 A4 A3 A2 A1 D5 D6 D5 D4 D3 D2 D1 D0 D3 D2 D1 D0 C ACK ACK ACK ACK ACK D3 D2 D1 D0 D3 D2 D1 D0 C ACK ACK	
SSPIF (PIR1<3>) Cleared in software BF (SSPSTAT<0>) SSPBUF register is read	Bus Master terminates transfer
SSPOV (SSPCON<6>) Bit SSPOV is set because the SSPBUF register is still full.	
ACK is not sent.	

NOTES:

-

FIGURE 13-2: CONFIGURATION WORD FOR PIC16C62/64/65

— bit13			-	-	_	_	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0 bit0	Register: Address	CONFIG 2007h
bit 13-6:	Unimpleme	nted: Re	ead a	s '1'										
bit 5-4:	CP1:CP0 : C 11 = Code p 10 = Upper I 01 = Upper 3 00 = All men	ode Pro protection half of pr 3/4th of mory is c	tectio n off rograi progra code p	n bits m men am me protect	nory co mory c ed	de pro	tected otected							
bit 3:	PWRTE : Pow 1 = Power-up 0 = Power-up	wer-up T p Timer p Timer	Fimer enabl disab	Enable led led	e bit									
bit 2:	WDTE: Wate 1 = WDT ena 0 = WDT dis	chdog Ti abled abled	imer E	Enable	bit									
bit 1-0:	FOSC1:FOS 11 = RC osc 10 = HS osc 01 = XT osc 00 = LP osc	SCO: Oso cillator cillator cillator illator illator	cillato	r Seleo	tion bi	ts								

FIGURE 13-3: CONFIGURATION WORD FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

CP1	CP0	CP1	CP0	CP1	CP0	-	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register:	CONFIG
bit13													bit0	Address	2007h
bit 13- bit 5:4	 13-8: CP1:CP0: Code Protection bits⁽²⁾ 5:4 11 = Code protection off 10 = Upper half of program memory code protected 01 = Upper 3/4th of program memory code protected 00 = All memory is code protected 														
bit 7:	Un	Unimplemented: Read as '1'													
bit 6:	BC 1 = 0 =	BODEN: Brown-out Reset Enable bit ⁽¹⁾ 1 = Brown-out Reset enabled 0 = Brown-out Reset disabled													
bit 3:	PV 1 = 0 =	PWRTE : Power-up Timer Enable bit ⁽¹⁾ 1 = Power-up Timer disabled 0 = Power-up Timer enabled													
bit 2:	WI 1 = 0 =	DTE : W WDT (WDT (atchdog enablec disablec	g Timer I d	Enable	e bit									
bit 1-0	D: FC 11 10 01 00	FOSC1:FOSC0: Oscillator Selection bits 11 = RC oscillator 10 = HS oscillator 01 = XT oscillator 00 = LP oscillator													
Note	1: En En 2: All	abling E sure the of the (Brown-o e Powe CP1:CF	out Res r-up Tir 90 pairs	et auto ner is e have t	matical nabled o be giv	ly enable anytime ven the s	es Powe Brown ame va	er-up T I-out Re alue to	imer (PV eset is ei impleme	VRT) re nabled. int the o	egardle: code pr	ss of the sotection s	value of bit P	WRTE.

-

14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location $(= 0 \text{ or } 1)$ The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$: store result in W, d = 1: store result in file register f. Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
\rightarrow	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1 μ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2 μ s.

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS



COMF	Complement f	DECFSZ	Decrement f, Skip if 0
Syntax:	[label] COMF f,d	Syntax:	[label] DECFSZ f,d
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in \left[0,1\right] \end{array}$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	$(\bar{f}) \rightarrow (destination)$	Operation:	(f) - 1 \rightarrow (destination);
Status Affected:	Z		skip if result = 0
Encoding:	00 1001 dfff ffff	Status Affected:	None
Description:	The contents of register 'f' are comple-	Encoding:	00 1011 dfff ffff
	W. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are decre- mented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed
Words:	1		back in register 'f'. If the result is 1, the next instruction, is
Cycles:	1		executed. If the result is 0, then a NOP is executed instead making it a 2Tcy instruc-
Q Cycle Activity:	Q1 Q2 Q3 Q4		tion.
	Decode Read Process Write to	Words:	1
	r data decimation	Cycles:	1(2)
		Q Cycle Activity:	Q1 Q2 Q3 Q4
Example	COMF REGI, 0 Before Instruction		Decode Read register 'f' data Verte to destination
	REG1 = 0x13	If Skip:	(2nd Cycle)
	REG1 = 0x13		Q1 Q2 Q3 Q4
	W = 0xEC		No- OperationNo- OperationNo- Operation
DECF	Decrement f	Example	
Syntax:	[<i>label</i>] DECF f,d	Example	GOTO LOOP
Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$		CONTINUE • •
Operation:	(f) - 1 \rightarrow (destination)		Before Instruction
Status Affected:	Z		PC = address HERE
Encoding:	00 0011 dfff ffff		CNT = CNT - 1
Description:	Desware and register If If Islin is O the		
	result is stored in the W register If 'd' is		if $CNT = 0$,
	result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		if CNT = 0, PC = address CONTINUE if CNT ≠ 0.
Words:	result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1		$\begin{array}{rcl} \mbox{if CNT} = & 0, \\ PC & = & \mbox{address CONTINUE} \\ \mbox{if CNT} \neq & 0, \\ PC & = & \mbox{address HERE+1} \end{array}$
Words: Cycles:	1 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.		if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1
Words: Cycles: Q Cycle Activity:	1 percentent register 1. If d is 0 ine result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		$\begin{array}{rcl} \text{if CNT} = & 0, \\ \text{PC} & = & \text{address CONTINUE} \\ \text{if CNT} \neq & 0, \\ \text{PC} & = & \text{address HERE+1} \end{array}$
Words: Cycles: Q Cycle Activity:	1 Q1 Q2 Q3 Q4 Decode Read register Process data Write to destination		if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1
Words: Cycles: Q Cycle Activity: Example	Decrement register 1 m d is of the d is 1 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 1 Q1 Q2 Q3 Q4 Decode Read Process Write to register 'f'. DECF CNT, 1		if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1
Words: Cycles: Q Cycle Activity: Example	Decrement register 1 m d is 0 me result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 2 2 2 2 2 2 2 3 2 4 2 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 2 3 2 4 2 3 2 4 4 3 2 4 3 2 4 4 3 2 4 4 3 2 4 4 3 2 4 4 3 2 4 4 3 2 4 4 3 2 4 4 3 2 4 4 3 2 4 4 3 3 2 4 4 3 3 2 4 4 3 3 2 4 4 3 3 3 4 4 3 3 3 4 4 3 3 3 4 4 3 3 3 4 4 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 3 4 4 3 3 3 3 4 4 3 3 3 3 3 4 4 3 3 3 3 3 3 4 4 3 3 3 3 3 3 3 3 4 4 3 3 3 1 3 3 3 3		if CNT = 0, PC = address continue if CNT ≠ 0, PC = address HERE+1
Words: Cycles: Q Cycle Activity: Example	Decrement register 1 rd is 0 me result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 $\begin{array}{c c} Q1 & Q2 & Q3 & Q4 \\\hline \hline Q3 & Q4 \\\hline \hline Q4 & Q4 \\\hline Q4 & Q4 \\\hline$		if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1
Words: Cycles: Q Cycle Activity: Example	Decrement register 1 rd is 0 me result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 $\frac{Q1}{Q2} \qquad Q3 \qquad Q4$ $\boxed{\begin{array}{c} Q2 \qquad Q3 \qquad Q4} \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \qquad Q4 \\ \hline \hline \begin{array}{c} Q1 \qquad Q2 \qquad Q3 \ Q4 \\ \hline \end{array} \end{array} \right)$		if CNT = 0, PC = address continue if CNT ≠ 0, PC = address HERE+1
Words: Cycles: Q Cycle Activity: Example	Decrement register 1.1 rd is 0 me result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. 1 $\begin{array}{c c} Q1 & Q2 & Q3 & Q4 \\\hline \hline Q1 & Q2 & Q3 & Q4 \\\hline \hline Q1 & Q2 & Q3 & Q4 \\\hline \hline Q1 & Q2 & Q3 & Q4 \\\hline \hline Q1 & Q2 & Q3 & Q4 \\\hline \hline Q1 & Q2 & Q3 & Q4 \\\hline \hline Q1 & Q2 & Q3 & Q4 \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline \hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Process & Write to destination \\\hline Decode & Read & Proces & Write to destination \\\hline Decode & Read & Pr$		if CNT = 0, PC = address CONTINUE if CNT ≠ 0, PC = address HERE+1

15.2 DC Characteristics: PIC16LC61-04 (Commercial, Industrial)

	Standard Operating Conditions (unless otherwise stated)								
DC CHA	RACTERISTICS	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and							
				$TA \le +70^{\circ}C$ for commercial					
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
D001	Supply Voltage	Vdd	3.0	-	6.0	V	XT, RC, and LP osc configuration		
D002*	RAM Data Retention Volt- age (Note 1)	Vdr	-	1.5	-	V			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details		
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details		
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	FOSC = 4 MHz, VDD = 3.0V (Note 4)		
D010A			-	15	32	μA	FOSC = 32 kHz, VDD = 3.0V, WDT disabled, LP osc configuration		
D020	Power-down Current	IPD	-	5	20	μA	VDD = 3.0V, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$		
D021	(Note 3)		-	0.6	9	μA	VDD = 3.0V, WDT disabled, 0°C to +70°C		
D021A			-	0.6	12	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

17.0 ELECTRICAL CHARACTERISTICS FOR PIC16C62/64

Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +85°C
Storage temperature	65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 with respect to Vss	0V to +14V
Total power dissipation (Note 1)	1.0W
Maximum current out of Vss pin	
Maximum current into VDD pin	250 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by PORTA, PORTB, and PORTE* (combined)	
Maximum current sourced by PORTA, PORTB, and PORTE* (combined)	
Maximum current sunk by PORTC and PORTD* (combined)	
Maximum current sourced by PORTC and PORTD* (combined)	200 mA
* PORTD and PORTE not available on the PIC16C62.	

Note 1: Power dissipation is calculated as follows: Pdis = VDD x { $IDD - \sum IOH$ } + $\sum {(VDD-VOH) x IOH} + \sum (VOI x IOL)$

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C62-04 PIC16C64-04	PIC16C62-10 PIC16C64-10	PIC16C62-20 PIC16C64-20	PIC16LC62-04 PIC16LC64-04	JW Devices
RC	VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V	VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V	VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3V	VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V
ХТ	Freq:4 MHz max. VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V Freq:4 MHz max.	Freq:4 MHz max. VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq:4 MHz max.	Freq:4 MHz max. VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq:4 MHz max.	Freq: 4 MHz max. VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3.0V Freq: 4 MHz max.	Freq:4 MHz max. VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V Freq:4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq:4 MHz max.	VDD: 4.5V to 5.5V IDD: 15 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max.	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq:200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 13.5 μA max. at 3.0V Freq:200 kHz max.	VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD:13.5 μA max. at 3.0V Freq:200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





TABLE 17-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1	No Prescaler		0.5Tcy + 20	—	_	ns	
		input low time	With Prescaler	PIC16 C 62/64	10	—	_	ns	
				PIC16 LC 62/64	20	—	_	ns	
51*	TccH	CCP1	No Prescaler		0.5Tcy + 20	—	—	ns	
		input high time	With Prescaler	PIC16 C 62/64	10	—	—	ns	
				PIC16 LC 62/64	20	—	—	ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-	—	ns	N = prescale value (1,4 or 16)
53	TccR	CCP1 output rise time	е	PIC16 C 62/64	_	10	25	ns	
				PIC16 LC 62/64	_	25	45	ns	
54	TccF	CCP1 output fall time)	PIC16 C 62/64	_	10	25	ns	
				PIC16 LC 62/64	_	25	45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





TABLE 19-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK \downarrow or SCK \uparrow input	Тсү	_	l	ns	
71	TscH	SCK input high time (slave mode)	TCY + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	—		ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_		ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_		ns	
75	TdoR	SDO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time		10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	10	—	50	ns	
78	TscR	SCK output rise time (master mode)		10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-3: CLKOUT AND I/O TIMING



TABLE 20-3. CLROUT AND I/O TIMIING REQUIREMENTS	TABLE 20-3:	CLKOUT AND I/O TIMING REQUIREMENTS
---	-------------	---

Parameter No.	Sym	Characteristic		Min	Тур†	Мах	Units	Conditions
10*	TosH2ckL	OSC1↑ to CLKOUT↓		—	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑		_	75	200	ns	Note 1
12*	TckR	CLKOUT rise time		_	35	100	ns	Note 1
13*	TckF	CLKOUT fall time		_	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT \downarrow to Port out valid		_	—	0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT \uparrow		Tosc + 200	—	_	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT \uparrow		0		_	ns	Note 1
17*	TosH2ioV	OSC1 [↑] (Q1 cycle) to Port out val	lid	_	50	150	ns	
18*	TosH2iol	OSC1 [↑] (Q2 cycle) to Port input	PIC16 C 63/65A	100	—	_	ns	
		invalid (I/O in hold time)	PIC16LC63/65A	200	—	—	ns	
19*	TioV2osH	Port input valid to OSC1 [↑] (I/O in	setup time)	0	—	_	ns	
20*	TioR	Port output rise time	PIC16 C 63/65A	_	10	40	ns	
			PIC16 LC 63/65A	—	—	80	ns	
21*	TioF	Port output fall time	PIC16 C 63/65A		10	40	ns	
			PIC16 LC 63/65A	—	—	80	ns	
22††*	Tinp	INT pin high or low time		Тсү	_	—	ns	
23††*	Trbp	RB7:RB4 change INT high or low	<i>i</i> time	Тсү	—	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

tt These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

21.0 ELECTRICAL CHARACTERISTICS FOR PIC16CR63/R65

Absolute Maximum Ratings (†)

Ambient temperature under bias	55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	-0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	
Voltage on RA4 with respect to Vss	
Total power dissipation (Note 1)	
Maximum current out of Vss pin	
Maximum current into VDD pin	
Input clamp current, Iк (VI < 0 or VI > VDD)	±20 mA
Output clamp current, loк (Vo < 0 or Vo > VDD)	±20 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	
Maximum current sunk by PORTA, PORTB, and PORTE (Note 3) (combined)	
Maximum current sourced by PORTA, PORTB, and PORTE (Note 3) (combined)	.p200 mA
Maximum current sunk by PORTC and PORTD (Note 3) (combined)	
Maximum current sourced by PORTC and PORTD (Note 3) (combined)	
	\mathbf{t} (\mathbf{A} (\mathbf{a}) \mathbf{A} (\mathbf{a}

- **Note 1:** Power dissipation is calculated as follows: Pdis = $VDx \{IDD \SigmaIOH\} + \Sigma (VDD VOH) \times IOH\} + \Sigma (VOI \times IOL)$
- Note 2: Voltage spikes below Vss at the MCLR/VPP pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "fow" level to the MCLR/VPP pin rather than pulling this pin directly to Vss.
- Note 3: PORTD and PORTE not available on the P(C16CR63.

† NOTICE: Stresses above those listed under "Absolute Maximum Patings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 21-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16CR63-04 PIC16CR65-04	PIC16CR63-10 PIC16CR65-10	PIC16CR63-20 PIC16CR65-20	PIC16LCR63-04 PIC16LCR65-04	JW Devices
RC	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IRD: 1.5 µA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
ХТ	VDD: 4.0V to 5:5V IDD: 5 mA max. at 5.5V IPD: 16 hA max. at 4V Freq: 4 MHz max.	Vod: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 4.5V to 5.5V IDD: 2.7 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq: 4 MHz max.	VDD: 3.0V to 5.5V IDD: 3.8 mA max. at 3V IPD: 5 μA max. at 3V Freq: 4 MHz max.	VDD: 4.0V to 5.5V IDD: 5 mA max. at 5.5V IPD: 16 μA max. at 4V Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V IDD: 13:5 mA typ. at 5.5V	VDD: 4.5V to 5.5V IDD: 10 mA max. at 5.5V	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V	Not recommended for use in HS mode	VDD: 4.5V to 5.5V IDD: 20 mA max. at 5.5V
	IPD: 1.5 μA typ. at 4.5V	IPD 1.5 μA typ. at 4.5V	IPD: 1.5 μA typ. at 4.5V		IPD: 1.5 μA typ. at 4.5V
LP	Preq. 4 Min2 IIIax. VDD: 4.0V to 5.5V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq: 200 kHz max.	Not recommended for use in LP mode	Not recommended for use in LP mode	VDD: 3.0V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.	Preq. 20 Min2 fildx. VDD: 3.0V to 5.5V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 5 μA max. at 3.0V Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

22.2 DC Characteristics: PIC16LC66/67-04 (Commercial, Industrial)

DC CHA	RACTERISTICS	Standar Operatir	r d Ope ng temp	rating (perature	Condit -40 0°C	tions (u °C ≤ ; ≤	Inless otherwise stated) TA \leq +85°C for industrial and TA \leq +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	2.5	-	6.0	V	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN configuration bit is enabled
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	7.5	30	μA	VDD = 3.0V, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$
D021	(Note 3, 5)		-	0.9	5	μA	VDD = $3.0V$, WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$
D021A			-	0.9	5	μA	VDD = $3.0V$, WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$
D023*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

- MCLR = VDD; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

FIGURE 23-29: TYPICAL IDD vs. FREQUENCY (HS MODE, 25°C)



FIGURE 23-30: MAXIMUM IDD vs. FREQUENCY (HS MODE, -40°C TO 85°C)



24.12 44-Lead Plastic Surface Mount (MQFP 10x10 mm Body 1.6/0.15 mm Lead Form) (PQ)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



		Packag	e Group: Plasti	c MQFP		
		Millimeters			Inches	
Symbol	Min	Max	Notes	Min	Max	Notes
α	0°	7 °		0°	7 °	
А	2.000	2.350		0.078	0.093	
A1	0.050	0.250		0.002	0.010	
A2	1.950	2.100		0.768	0.083	
b	0.300	0.450	Typical	0.011	0.018	Typical
С	0.150	0.180		0.006	0.007	
D	12.950	13.450		0.510	0.530	
D1	9.900	10.100		0.390	0.398	
D3	8.000	8.000	Reference	0.315	0.315	Reference
E	12.950	13.450		0.510	0.530	
E1	9.900	10.100		0.390	0.398	
E3	8.000	8.000	Reference	0.315	0.315	Reference
е	0.800	0.800		0.031	0.032	
L	0.730	1.030		0.028	0.041	
Ν	44	44		44	44	
CP	0.102	_		0.004	-	

Registers	•				
CCF	P1CON				
	Diagram				78
	Section	24	26 28	 1 30	78
CCF	2CON		20, 20	, 50,	52
	Diagram				78
	Section				78
	Summary			6, 30,	32
CCF	'R1H	04	00.00		~~
CCE	Summary PB1I		26, 28	5, 30,	32
001	Summary		26. 28	3. 30.	32
CCF	PR2H	,	-, -	, ,	
	Summary			6, 30,	32
CCF	PR2L				
FOD	Summary			6, 30,	32
FSH	Indirect Addressing				<u>1</u> 0
	Summary	. 24. 26.	28.30). 32.	34
IND	F	, ,	, .,	,,	
	Indirect Addressing				49
	Summary	. 24, 26,	28, 30), 32,	34
INTO	CON				07
	Section				37
	Summary	. 24. 26.	28. 30). 32.	34
OPT	ION	, -,	-,	, - ,	
	Diagram				36
	Section				36
	Summary	. 25, 27,	29, 31	, 33,	34
PCL	Section				48
	Summary	. 24. 26.	28. 30). 32.	34
PCL	Summary ATH	. 24, 26,	28, 30), 32,	40 34
PCL	Summary ATH Section	. 24, 26,	28, 30), 32,	40 34 48
PCL	Summary ATH Section Summary	. 24, 26,	28, 30 28, 30), 32,), 32,	34 48 34
PCL PCC	Summary ATH Section Summary Diagram	. 24, 26, . 24, 26,	28, 30 28, 30), 32,), 32,	48 34 34
PCL PCC	Summary ATH Section Summary N Diagram Section	. 24, 26, . 24, 26,	28, 30 28, 30), 32,), 32,	48 34 34 47 47
PCL PCC	Summary ATH Section Summary Diagram Section Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29), 32,), 32,), 32,), 31,	48 34 34 47 47 33
PCL PCC PIE1	Summary ATH Section Summary Diagram Section Summary	. 24, 26, . 24, 26, . 25,	28, 30 28, 30 27, 29), 32,), 32,), 32,), 31,	48 34 34 47 47 33
PCL PCC PIE1	Summary ATH Section Summary Diagram Section Summary Diagram	. 24, 26, . 24, 26, 25,	28, 30 28, 30 27, 29), 32,), 32,), 31,	48 34 47 47 33 40
PCL PCC PIE1	Summary ATH Section Summary Diagram Section Diagram Diagram Section	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29), 32,), 32,), 31,	48 34 47 47 33 40 38
PCL PCC PIE1	Summary ATH Section Summary Diagram Section Diagram Diagram Summary	. 24, 26, . 24, 26, 25, 25,	28, 30 28, 30 27, 29 27, 29), 32,), 32,), 31,), 31,	48 34 47 47 33 40 38 33
PCL PCC PIE1 PIE2	Summary ATH Section Summary Diagram Section Diagram Diagram Summary Summary Diagram Diagram	. 24, 26, . 24, 26, 25, 25,	28, 30 28, 30 27, 29 27, 29), 32,), 32,), 31,), 31,	48 34 47 47 33 40 38 33 45
PCL PCC PIE1	Summary ATH Section Summary Diagram Section Diagram Summary Diagram Summary Diagram Section Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29), 32,), 32,), 31,), 31,	48 34 47 47 33 40 38 33 45 45
PCL PCC PIE1 PIE2	Summary ATH Section Summary Diagram Section Summary Diagram Section Summary Diagram Section Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29), 32,), 32,), 31,), 31, , 31,	48 34 47 47 33 40 38 33 45 45 33
PCL PCC PIE1 PIE2 PIR ⁻	SummaryATH SectionSummary DiagramSectionSummary DiagramSummary Summary DiagramSectionSummary Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29), 32,), 32,), 31,), 31, , 31,	48 34 47 33 40 38 33 45 45 33
PCL PCC PIE1 PIE2 PIR1	SummaryATH SectionSummary N DiagramSectionSummary Summary DiagramSectionSummary Summary DiagramSectionSummary Summary	. 24, 26,	28, 30 28, 30 27, 29 27, 29 27, 29), 32,), 32,), 31,), 31, , , 31,	48 34 47 47 33 40 38 33 45 45 33 44
PCL PCC PIE1 PIE2	SummaryATH SectionSummarySummarySectionSummaryS	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 27, 29 27, 29 27), 32,), 32,), 31,), 31, , , 31, , , 31,	48 34 47 47 33 40 38 33 45 45 33 44 41 32
PCL PCC PIE1 PIE2 PIR ⁻	SummaryATH SectionSummarySummarySectionSummarySectionSummarySectionSummarySectionSummarySectionSummarySectionSummarySectionSummarySectionSummarySectionSummary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 20 27, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20), 32,), 32,), 31,), 31, , 31, , 31, , 31,	48 34 47 47 33 40 38 33 45 45 33 44 41 32
PCL PCC PIE1 PIE2 PIR1	SummaryATH SectionSummary DiagramSectionSummary Summary DiagramSection Summary DiagramSection Summary DiagramSection Summary Diagram Diagram	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 27, 29 26, 28), 32,), 32,), 31,), 31, , 31, 3, 30,	48 34 47 33 40 38 33 45 45 33 45 45 33 44 41 32 46
PCL PCC PIE1 PIE2 PIR2	SummaryATH SectionSummary DiagramSectionSummary SummarySummary DiagramSectionSummary SectionSummary Summary DiagramSection Summary DiagramSection Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 28), 32,), 32,), 32,), 31, , , 31, , , 31, , , 31,	48 34 47 33 40 38 33 45 45 33 45 45 33 44 41 32 46 46
PCL PCC PIE1 PIE2 PIR2	SummaryATH SectionSummary DiagramSectionSummary DiagramSectionSummary SectionSummary DiagramSectionSummary DiagramSectionSummary Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 26), 32,), 32,), 32,), 31,), 31, , , 31, , , 31, , , 31, , , 31, , , 31, , , 31, , , 31, , , 32, , , 31, , , 32, , , 31, , , 31, , , 30, , , 30, , , , , , , , , , , , , , , , , , ,	48 34 47 47 33 40 38 33 45 45 33 45 45 33 44 41 32 46 32
PCL PCC PIE1 PIE2 PIR2 PIR2	SummaryATH SectionSummarySummarySectionSummarySect	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 27, 29 26, 26), 32,), 32,), 31,), 31, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 31, , , 30, , , 30, , , , 30, , , , , , , , , , , , , , , , , , ,	48 34 47 47 33 40 38 33 45 45 33 44 41 32 46 46 32
PCL PCC PIE1 PIE2 PIR2 PIR2	SummaryATH SectionSummarySummarySectionSummary	. 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 26 26, 26 26, 26), 32,), 32,), 31,), 31, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 31, , , 32, , , 31, , , 31, , , , 31, , , , , , , , , , , , , , , , , , ,	48 34 47 47 33 40 38 33 45 45 33 44 45 33 44 41 32 46 46 32 51 32
PCL PCC PIE1 PIE2 PIR2 POF	SummaryATH SectionSummary DiagramSectionSummary DiagramSectionSummary DiagramSectionSummary DiagramSectionSummary DiagramSectionSummary SectionSummary SectionSummary Summary SummarySummary SummarySummary SummarySummary SummarySummary SummarySummary SummarySummarySummary SummarySum	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 28 26, 28 26, 28), 32,), 32,), 31,), 31, , 31, , 33, 30, 3, 30, 3, 30,	48 34 47 47 33 40 38 33 45 45 33 44 45 33 44 41 32 46 46 32 51 32
PCL PCC PIE1 PIE2 PIR2 POF	SummaryATH SectionSummarySectionSummarySectionSummary DiagramSectionSummary DiagramSectionSummary DiagramSectionSummary DiagramSectionSummary SectionSummary SectionSummary Summary Summary Summary Summary Summary Summary RTA SectionSummary SectionSummary Summary Summary SectionSummary Summary Summary SectionSummary Summary	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 26 26, 26 26, 26), 32,), 32,), 31,), 31, , , 31, , , , 31, , , , , , , , , , , , , , , , , , ,	48 34 47 33 40 38 33 45 45 33 44 45 33 44 41 32 46 46 32 51 32 53
PCL PCC PIE1 PIE2 PIR2 POF	SummaryATH SectionSummarySummarySectionSectionSectionSummarySectionS	. 24, 26, . 24, 26, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 26 26, 26 26, 26 26, 26 28, 30), 32,), 32,), 31,), 31, , , 32, , , 32, , , 32, , , 32, , , 32, , , 31, , , 31, , , , 31, , , , 31, , , , , , , , , , , , , , , , , , ,	34 48 34 47 47 33 40 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 44 32 51 32 53 34
PCL PCC PIE1 PIE2 PIR2 POF POF	Summary	. 24, 26, . 24, 26, . 25, 25, 25, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 26 26, 26 26, 26 28, 30), 32,), 32,), 31,), 31, , , 32, , , 32, , , 32, , , 32, , , 31, , , 31, , , 31, , , 31, , , 32, , , 31, , , 31, , , 32, , , 31, , , 32, , , 31, , , 31, , , 32, , , 32, , , 31, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 32, , , 31, , , 31, , , 31, , , 32, , , 32, , , 31, , , 32, , , 31, , , 30, , , 30, , , 30, , , 30, , , , , , , , , , , , , , , , , , ,	34 48 34 47 47 33 40 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 44 32 51 32 53 34
PCL PCC PIE1 PIE2 PIR2 POF POF	Summary	. 24, 26, . 24, 26, . 25, 25, 25, 	28, 30 28, 30 27, 29 27, 29 27, 29 26, 26 26, 26 26, 26 26, 26 28, 30), 32,), 32,), 31,), 31, , , 32, , , 32, , , 32, , , 32, , , 32, , , 31, , , 30, , , 30, , , , 30, , , , , , , , , , , , , , , , , , ,	34 48 34 47 33 47 33 40 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 33 45 32 51 32 53 34 52

PODTO			
PORID			
Section			57
Summary	28,	30,	32
PORTE			
Section			58
Summary	28.	30.	32
PB2	,	,	
Summary 25.27	20	21	33
Summary	29,	51,	33
RCREG			
Summary	26,	30,	32
RCSTA			
Diagram		1	06
Summary	26.	30.	32
SPBBG	,	,	
Siblic	07	01	20
Summary	27,	51,	33
SSPBUF			
Section			86
Summary 24, 26,	28,	30,	32
SSPCON			
Diagram			85
Summary 24.26	28	30	30
Summary 24, 20,	20,	50,	52
SSPSR			
Section			86
SSPSTAT			89
Diagram			84
Section			84
Summony 05.07	20	21	22
Summary 23, 27,	29,	51,	00
STATUS			
Diagram			35
Section			35
Summary	30,	32,	34
T1CON	,	,	
Diagram			71
Diagram			71
Section			/ 1
Summary 24, 26,	28,	30,	32
T2CON			
Diagram			75
Section			75
Summary 24.26	28	30	32
TMP0	20,	00,	02
	~~	~~	~ 4
Summary	30,	32,	34
TMR1H			
Summary 24, 26,	28,	30,	32
TMR1L			
Summary	28.	30.	32
TMB2	- ,	,	75
Summony 04.06	20	20	20
Summary 24, 20,	20,	30,	32
IRISA			
Section			51
Summary 25, 27,	29,	31,	33
TRISB			
Section			53
Summary 25, 27, 20	21	33	31
Summary	51,	00,	04
TRISC			
Section			55
Summary 25, 27,	29,	31,	33
TRISD			
Section			57
Summary	29	31	33
TDICE	_0,	. .,	55
Diagram			F ^
Diagram			58
Section			58
Summary	29,	31,	33
TXREG			
Summary	26.	30.	32
,	-,	,	

LIST OF TABLES

Table 1-1:	PIC16C6X Family of Devices6
Table 3-1:	PIC16C61 Pinout Description14
Table 3-2:	PIC16C62/62A/R62/63/R63/66
	Pinout Description15
Table 3-3:	PIC16C64/64A/R64/65/65A/R65/67
	Pinout Description16
Table 4-1:	Special Function Registers for the
	PIC16C6123
Table 4-2:	Special Function Registers for the
	PIC16C62/62A/R6224
Table 4-3:	Special Function Registers for the
	PIC16C63/R6326
Table 4-4:	Special Function Registers for the
	PIC16C64/64A/R64
Table 4-5:	Special Function Registers for the
	PIC16C65/65A/R65
Table 4-6	Special Function Begisters for the
1 4010 1 01	PIC16C66/67 32
Table 5-1	POBTA Functions 52
Table 5-2	Registers/Bits Associated with
14510 0 2.	PORTA 52
Table 5-3	POBTB Functions 54
Table 5-4:	Summary of Registers Associated with
Table 5-4.	
Table 5 5	POPTC Eurotions for PIC16C62/64 55
Table 5-5.	PORTC Functions for
Table 5-6.	
Table 5 7	PIC 10C02A/R02/04A/R04
Table 5-7:	
	PIC 16C63/R63/65/65A/R65/66/67
Table 5-8:	Summary of Registers Associated with
- - .	PORTC
Table 5-9:	PORID Functions
l able 5-10:	Summary of Registers Associated with
	B0075
	PORTD
Table 5-11:	PORTD
Table 5-11: Table 5-12:	PORTD
Table 5-11: Table 5-12:	PORTD
Table 5-11: Table 5-12: Table 5-13:	PORTD
Table 5-11: Table 5-12: Table 5-13:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with PORTE 59 Registers Associated with Parallel Slave Port 62
Table 5-11: Table 5-12: Table 5-13: Table 7-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 61
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 62 Capacitor Selection for the 1 Timer1 Oscillator 73 Registers Associated with 73
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Registers Associated with 74
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 76
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 74 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 77
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 78 Example PWM Frequencies and Resolutions at 20 MHz 81 81
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 PoRTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Registers Associated with 71 Timer2 as a Timer/Counter 74 Registers Associated with 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, 81
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 62 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Registers Associated with 74 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz. 81 Registers Associated with Timer1, Capture and Compare 81
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with Timer1, Capture and Compare 81
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with Timer1, 81 82 And Timer2 82 81
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Interactions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare Radigues Associated with Timer1, Capture and Compare Registers Associated with PWM and Timer2 82 Registers Associated with SPI 59
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 PoRTE 59 Registers Associated with 62 Registers Associated with Timer0 62 Capacitor Selection for the 73 Registers Associated with 73 Registers Associated with 74 Timer1 Oscillator 73 Registers Associated with 74 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82 Registers Associated with PWM 81 Registers Associated with PWM and Timer2 82 82 Registers Associated with PWM 81 82 Registers Associated with PWM 83 84 Registers Associated with SPI 0 0
Table 5-11: Table 5-12: Table 5-13: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 PoRTE 59 Registers Associated with 62 Parallel Slave Port 62 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Timer1 oscillator 74 Registers Associated with 74 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 Registers Associated with Timer1, Capture and Compare Capture and Compare 81 Registers Associated with PWM 82 Registers Associated with SPI Operation Operation 88 Registers Associated with SPI 89
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 Registers Associated with Timer1, 2apture and Compare Capture and Compare 81 Registers Associated with PWM and Timer2 and Timer2 82 Registers Associated with SPI 0peration Operation (PIC16C66/67) 94
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 74 Registers Associated with 71 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare And Timer2 82 Registers Associated with SPI 0peration Operation 88 Registers Associated with SPI 0peration Operation (PIC16C66/67) 94 Partice Capture 95
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-2: Table 11-3: Table 11-4:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 71 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 81 Registers Associated with Timer1, Capture and Compare and Resolutions at 20 MHz 81 Registers Associated with PWM 81 Registers Associated with PWM 88 Registers Associated with SPI 0peration Operation 88 Registers Associated with SPI 94 Operation (PIC16C6667) 94
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-2: Table 11-3: Table 11-3:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 62 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 Oscillator 74 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 77 Iteraction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 Registers Associated with Timer1, Capture and Compare Capture and Compare 81 Registers Associated with PWM 81 Registers Associated with SPI Operation Operation (PIC16C66/67) 94 PC Bus Terminology 95 Data Transfer Received Byte Actions
Table 5-11: Table 5-12: Table 5-13: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 9-1: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-3: Table 11-4: Table 11-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 PoRTE 59 Registers Associated with 62 Parallel Slave Port 62 Registers Associated with Timer0 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 77 Interaction of Two CCP Modules 77 Interaction of Two CCP Modules 77 Example PWM Frequencies 81 Registers Associated with Timer1, Capture and Compare Capture and Compare 81 Registers Associated with SPI Operation Operation 88 Registers Associated with SPI Operation (PIC16C66/67) Operation (PIC16C66/67) 94 I ² C Bus Terminology 95 Data Transfer Received Byte Actions 100 Registers Associated with I ² C 100 </td
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-2: Table 11-3: Table 11-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 73 Timer1 Oscillator 73 Registers Associated with 74 Timer1 as a Timer/Counter 74 Registers Associated with 71 Timer2 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82 Registers Associated with SPI Operation 88 Operation (PIC16C66/67) 94 12 PG Bus Terminology 95 Data Transfer Received Byte Actions 100 Registers Associated with 12°C Operation 103
Table 5-11: Table 5-12: Table 5-13: Table 7-1: Table 8-1: Table 8-2: Table 10-1: Table 10-2: Table 10-3: Table 10-4: Table 10-5: Table 11-1: Table 11-2: Table 11-2: Table 11-3: Table 11-5: Table 11-5:	PORTD 57 PORTE Functions 59 Summary of Registers Associated with 59 PORTE 59 Registers Associated with 59 Parallel Slave Port 62 Registers Associated with 69 Capacitor Selection for the 71 Timer1 Oscillator 73 Registers Associated with 71 Timer1 Oscillator 74 Registers Associated with 71 Timer1 as a Timer/Counter 76 CCP Mode - Timer Resource 77 Interaction of Two CCP Modules 77 Example PWM Frequencies and Resolutions at 20 MHz 81 Registers Associated with Timer1, Capture and Compare 81 Registers Associated with PWM and Timer2 82 Registers Associated with SPI Operation 88 Operation (PIC16C6/67) 94 12 12 Operation (PIC16C6/67) 94 12 10 103 Baud Rate Formula 107

Table 12-2:	Registers Associated with Baud	07
Table 12-3	Baud Bates for Synchronous Mode	07 08
Table 12-3. Table 12-4:	Baud Rates for Asynchronous Mode	00
14010 12 11	(BBGH = 0)	08
Table 12-5:	Baud Rates for Asynchronous Mode	
	(BRGH = 1)	09
Table 12-6:	Registers Associated with	
	Asynchronous Transmission1	13
Table 12-7:	Registers Associated with	
	Asynchronous Reception1	15
Table 12-8:	Registers Associated with	
	Synchronous Master Transmission 1	17
Table 12-9:	Registers Associated with	
	Synchronous Master Reception1	18
Table 12-10:	Registers Associated with	
	Synchronous Slave Transmission 12	21
Table 12-11:	Registers Associated with	
T	Synchronous Slave Reception	21
Table 13-1:	Ceramic Resonators PIC16C61	26
Table 13-2:		
	FIC 10C02/02A/R02/03/R03/ 64/64A/D64/65/65A/D65/66/67	າຂ
Table 12 2	04/04A/N04/05/05A/N05/00/07	20
Table 13-3.	Oscillator for PIC16C61	26
Table 13-4.	Capacitor Selection for Crystal	20
Table 10-4.	Oscillator for PIC16C62/624/B62/63/B63/	
	64/644/B64/65/654/B65/66/67	26
Table 13-5	Time-out in Various Situations	20
	PIC16C61/62/64/65	30
Table 13-6:	Time-out in Various Situations.	
10010 10 01	PIC16C62A/R62/63/R63/	
	64A/R64/65A/R65/66/67	30
Table 13-7:	Status Bits and Their Significance,	
	PIC16C61 1	30
Table 13-8:	Status bits and Their Significance,	
	PIC16C62/64/651	30
Table 13-9:	Status Bits and Their Significance for	
	PIC16C62A/R62/63/R63/	
	64A/R64/65A/R65/66/671	31
Table 13-10:	Reset Condition for Special	
	Registers on PIC16C61/62/64/651	31
Table 13-11:	Reset Condition for Special	
	Registers on	
	PIC16C62A/R62/63/R63/	
	64A/R64/65A/R65/66/67 13	31
Table 13-12:	Initialization Conditions for	~~
	all Registers	32
Table 14-1:	Opcode Field Descriptions	43
Table 14-2:	PIC16CXX Instruction Set	44
Table 15-1:	Development Tools from Microchip	62
Table 16-1:	Cross Reference of Device	
	specs for Oscillator Conligurations	
	(Commercial Devices)	63
Table 16-2	External Clock Timing	03
	Bequirements 1	69
Table 16-3	CLKOUT and I/O Timing	03
100010-0.	Requirements 1	70
Table 16-4	Reset Watchdog Timer	, 0
	Oscillator Start-up Timer and	
	Power-up Timer Requirements	71
Table 16-5:	Timer0 External Clock Requirements 1	72
Table 17-1:	RC Oscillator Frequencies	73
		~
Table 17-2:	Input Capacitance* 18	81