

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	$4V \sim 6V$
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c64a-20i-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0											<u> </u>
00h ⁽¹⁾	INDF	Addressing	l register)	0000 0000	0000 0000						
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	С	0001 1xxx	000q quuu			
04h ⁽¹⁾	FSR	Indirect data	a memory ad	dress pointe	er					xxxx xxxx	uuuu uuuu
05h	PORTA	—	—	PORTA Dat	a Latch wher	n written: PO	RTA pins wh	en read		xx xxxx	uu uuuu
06h	PORTB	PORTB Dat	ta Latch whe	n written: PC	ORTB pins wi	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Dat	ta Latch whe	n written: PC	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h		Unimpleme	nted							_	_
09h		Unimplemented								—	_
0Ah ^(1,2)	PCLATH	_	_	_	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	(6)	(6)	_	1	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
0Dh		Unimpleme	nted							_	_
0Eh	TMR1L	Holding reg	ister for the L	east Signific	ant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the M	/lost Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronous Serial Port Receive Buffer/Transmit Register								xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM0								0000 0000	0000 0000
15h	CCPR1L	Capture/Co	mpare/PWM	1 (LSB)		·	·	•	•	xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	ON <u>- CCP1X</u> CCP1Y CCP1M3 CCP1M2 CCP1M1 CCP1M								00 0000	00 0000
18h-1Fh	_	Unimpleme	nted							_	_

TABLE 4-2: SPECIAL FUNCTION REGISTERS FOR THE PIC16C62/62A/R62

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C62, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

6: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

4-3:	SPECIA		TION RE	GISTER	S FOR T	HE PIC1	6C63/R6	3 (Cont	.'d)	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
INDF	Addressing	register)	0000 0000	0000 0000						
OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PCL	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
STATUS	IRP ⁽⁴⁾	RP1 ⁽⁴⁾	RP0	TO	PD	Z	DC	с	0001 1xxx	000q quuu
FSR	Indirect data	a memory ac	ldress point	er					xxxx xxxx	uuuu uuuu
TRISA	_	_	PORTA Da	ta Direction F	Register				11 1111	11 1111
TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
TRISC	PORTC Dat	ta Direction I	Register						1111 1111	1111 1111
_	Unimpleme	nted							_	_
_	Unimpleme	nted							_	_
PCLATH	—	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
PIE1	(5)	(5)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIE2	—	-	-	_	_	_	_	CCP2IE	0	0
PCON	_			_	_	_	POR	BOR	qq	uu
_	Unimpleme	nted							-	_
_	Unimpleme	nted							_	_
_	Unimpleme	nted							-	_
PR2	Timer2 Peri	od Register							1111 1111	1111 1111
SSPADD	Synchronou	is Serial Por	t (I ² C mode)	Address Re	gister				0000 0000	0000 0000
SSPSTAT	—	_	D/A	Р	S	R/W	UA	BF	00 0000	00 0000
_	Unimpleme	nted							-	_
—	Unimpleme	nted							-	-
_	Unimpleme	nted							-	—
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate Generator Register								0000 0000	0000 0000
_	Unimplemented								_	_
_	Unimplemented									_
_	Unimplemented — -									_
_	Unimplemented — —									
_	– Unimplemented – –									
_	Unimpleme	nted							-	_
	Name INDF OPTION PCL STATUS FSR TRISA TRISA TRISC TRISC PCLATH INTCON PIE1 PIE2 PCON PIE2 SSPADD SSPSTAT PR2 SSPADD SSPSTAT	Name Bit 7 INDF Addressing OPTION RBPU PCL Program Co STATUS IRP(4) FSR Indirect data TRISA PORTB Data TRISC VIImpleme — Unimpleme PCLATH — PIE1 (5) PIE2 — PCON — — Unimpleme — Unimpleme	NameBit 7Bit 6INDFAddressing this locationOPTIONRBPUINTEDGPCLProgram Curter's (PC)STATUSIRP(4)RP1(4)FSRIndirect datamemory acTRISA——TRISAPORTB DataDirection FTRISCPORTB DataDirection FMainedMiniplementedMiniplementedPCLATH——PCLATH——PCLATH——PCONGIEPEIEPIE2Indicet data—Miniplemented——Miniplemented——PCON——PCON——Miniplemented—Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented— </td <td>NameBit 7Bit 6Bit 5INDFAddressing is locationOPTIONRBPUINTEDGTOCSPCLProgramPCLProgramSTATUSIRP(4)RP1(4)RPCIndirect dataTRISA——PORTB DataDirectionTRISBPORTB DataDIRGTDirectionTRISCPORTB DataPORTA DaDirectionTRISCPORTB DataPILATH——UnimplementPCLATH—Minoplem—PCONGIEPIE1(5)INTCONGIEPIE2—UnimplementedPCON——UnimplementedPCON——UnimplementedPCON——UnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I²C mode)SSPSTAT——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented<td>NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP⁽⁴⁾RP1⁽⁴⁾RP0TOFSRIndirect datamemory address pointerTRISAPCLPORTB DataDirection RegisterTOTRISA——PORTA DataPORTD DataDirection RegisterTOTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection RegisterMimplementedUnimplementedPCLATH——MindplementedTOIEPIE1(5)(5)RCIEPIE2———Mimplemented—PCON———MimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I²C mode) Address RegisterSSPSTAT——MimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimp</td><td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP⁽⁴⁾RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPCLATH———Write Buffer To the upperINTCONGIEPEIETOIEINTERBIEPIE1(5)(5)RCIETXIESSPIEPIE2——————Ounimplemented—————Unimplemented—————PCON—————UnimplementedUnimplemented</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 INDF Addressirs INTEDG TOCS TOSE PSA PS2 PCL Program Counter's (PC) Least Significant Byte Versite Ve</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 INDF Addressing this location uses contents of FSR to address data memory (not a physical OPTION RBPU INTEDG TOSS PSA PS2 PS1 PCL Program Conter's (PC) Least Significant Byte STATUS IRP⁽⁴⁾ RP1 RP0 TO PD Z DC FSR Indirect data memory address pointer T T D <td< td=""><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 PCL Program Counter's (PC) Least Significant Byte TC C C STATUS IRP(4) RP1(4) RP0 TO PD Z DC C FSR Indirect data memory address pointer Indirect data memory address pointer T T C C FIRISA — — PORTA Data Direction Register T T RBIE TO FSR Name FSI S Still of the Program Counter PCLATH — — Mrite Buffer for the upper 5 bits of the Program Counter INTE RBIE TMR1E TMR1IE TMR1IE TMR1IE TMR1I</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) 0000 0000 OPTION REPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111 1111 PCL Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000 STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xxx STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx TRISA - - PORTA Data Direction Register - - - - - - - - - - -</td></td<></td></td>	NameBit 7Bit 6Bit 5INDFAddressing is locationOPTIONRBPUINTEDGTOCSPCLProgramPCLProgramSTATUSIRP(4)RP1(4)RPCIndirect dataTRISA——PORTB DataDirectionTRISBPORTB DataDIRGTDirectionTRISCPORTB DataPORTA DaDirectionTRISCPORTB DataPILATH——UnimplementPCLATH—Minoplem—PCONGIEPIE1(5)INTCONGIEPIE2—UnimplementedPCON——UnimplementedPCON——UnimplementedPCON——UnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I ² C mode)SSPSTAT——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented <td>NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP⁽⁴⁾RP1⁽⁴⁾RP0TOFSRIndirect datamemory address pointerTRISAPCLPORTB DataDirection RegisterTOTRISA——PORTA DataPORTD DataDirection RegisterTOTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection RegisterMimplementedUnimplementedPCLATH——MindplementedTOIEPIE1(5)(5)RCIEPIE2———Mimplemented—PCON———MimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I²C mode) Address RegisterSSPSTAT——MimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimp</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP⁽⁴⁾RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPCLATH———Write Buffer To the upperINTCONGIEPEIETOIEINTERBIEPIE1(5)(5)RCIETXIESSPIEPIE2——————Ounimplemented—————Unimplemented—————PCON—————UnimplementedUnimplemented</td> <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 INDF Addressirs INTEDG TOCS TOSE PSA PS2 PCL Program Counter's (PC) Least Significant Byte Versite Ve</td> <td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 INDF Addressing this location uses contents of FSR to address data memory (not a physical OPTION RBPU INTEDG TOSS PSA PS2 PS1 PCL Program Conter's (PC) Least Significant Byte STATUS IRP⁽⁴⁾ RP1 RP0 TO PD Z DC FSR Indirect data memory address pointer T T D <td< td=""><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 PCL Program Counter's (PC) Least Significant Byte TC C C STATUS IRP(4) RP1(4) RP0 TO PD Z DC C FSR Indirect data memory address pointer Indirect data memory address pointer T T C C FIRISA — — PORTA Data Direction Register T T RBIE TO FSR Name FSI S Still of the Program Counter PCLATH — — Mrite Buffer for the upper 5 bits of the Program Counter INTE RBIE TMR1E TMR1IE TMR1IE TMR1IE TMR1I</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) 0000 0000 OPTION REPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111 1111 PCL Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000 STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xxx STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx TRISA - - PORTA Data Direction Register - - - - - - - - - - -</td></td<></td>	NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP ⁽⁴⁾ RP1 ⁽⁴⁾ RP0TOFSRIndirect datamemory address pointerTRISAPCLPORTB DataDirection RegisterTOTRISA——PORTA DataPORTD DataDirection RegisterTOTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection RegisterMimplementedUnimplementedPCLATH——MindplementedTOIEPIE1(5)(5)RCIEPIE2———Mimplemented—PCON———MimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I ² C mode) Address RegisterSSPSTAT——MimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimp	NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP ⁽⁴⁾ RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPCLATH———Write Buffer To the upperINTCONGIEPEIETOIEINTERBIEPIE1(5)(5)RCIETXIESSPIEPIE2——————Ounimplemented—————Unimplemented—————PCON—————UnimplementedUnimplemented	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 INDF Addressirs INTEDG TOCS TOSE PSA PS2 PCL Program Counter's (PC) Least Significant Byte Versite Ve	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 INDF Addressing this location uses contents of FSR to address data memory (not a physical OPTION RBPU INTEDG TOSS PSA PS2 PS1 PCL Program Conter's (PC) Least Significant Byte STATUS IRP ⁽⁴⁾ RP1 RP0 TO PD Z DC FSR Indirect data memory address pointer T T D <td< td=""><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 PCL Program Counter's (PC) Least Significant Byte TC C C STATUS IRP(4) RP1(4) RP0 TO PD Z DC C FSR Indirect data memory address pointer Indirect data memory address pointer T T C C FIRISA — — PORTA Data Direction Register T T RBIE TO FSR Name FSI S Still of the Program Counter PCLATH — — Mrite Buffer for the upper 5 bits of the Program Counter INTE RBIE TMR1E TMR1IE TMR1IE TMR1IE TMR1I</td><td>Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) 0000 0000 OPTION REPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111 1111 PCL Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000 STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xxx STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx STATUS Inp⁽⁴⁾ RP1⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx TRISA - - PORTA Data Direction Register - - - - - - - - - - -</td></td<>	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 INDF Addressing this location uses contents of FSR to address data memory (not a physical register) OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 OPTION RBPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 PCL Program Counter's (PC) Least Significant Byte TC C C STATUS IRP(4) RP1(4) RP0 TO PD Z DC C FSR Indirect data memory address pointer Indirect data memory address pointer T T C C FIRISA — — PORTA Data Direction Register T T RBIE TO FSR Name FSI S Still of the Program Counter PCLATH — — Mrite Buffer for the upper 5 bits of the Program Counter INTE RBIE TMR1E TMR1IE TMR1IE TMR1IE TMR1I	Name Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Value on: POR, BOR INDF Addressing this location uses contents of FSR to address data memory (not a physical register) 0000 0000 OPTION REPU INTEDG TOCS TOSE PSA PS2 PS1 PS0 1111 1111 PCL Program Counter's (PC) Least Significant Byte 0000 0000 0000 0000 STATUS Inp ⁽⁴⁾ RP1 ⁽⁴⁾ RP0 TO PD Z DC C 0001 11xxx STATUS Inp ⁽⁴⁾ RP1 ⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx STATUS Inp ⁽⁴⁾ RP1 ⁽⁴⁾ RP0 TO PD Z DC C 0001 11xx TRISA - - PORTA Data Direction Register - - - - - - - - - - -

 TABLE 4-3:
 SPECIAL FUNCTION REGISTERS FOR THE PIC16C63/R63 (Cont.'d)

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The IRP and RP1 bits are reserved on the PIC16C63/R63, always maintain these bits clear.

5: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C63/R63, always maintain these bits clear.

Example 4-1 shows the calling of a subroutine in page 1 of the program memory. This example assumes that the PCLATH is saved and restored by the interrupt service routine (if interrupts are used).

EXAMPLE 4-1: CALL OF A SUBROUTINE IN PAGE 1 FROM PAGE 0

ORG 0x	500	
BSF	PCLATH, 3	;Select page 1 (800h-FFFh)
BCF	PCLATH,4	;Only on >4K devices
CALL	SUB1_P1	;Call subroutine in
	:	;page 1 (800h-FFFh)
	:	
	:	
ORG 0x	900	
SUB1_P	1:	;called subroutine
	:	;page 1 (800h-FFFh)
	:	
RETURN		;return to Call subroutine ;in page 0 (000h-7FFh)

4.5 Indirect Addressing, INDF and FSR Registers

Applicable	Devices	

The INDF register is not a physical register. Addressing the INDF register will cause indirect addressing.

Indirect addressing is possible by using the INDF register. Any instruction using the INDF register actually accesses the register pointed to by the File Select Register, FSR. Reading the INDF register itself indirectly (FSR = '0') will produce 00h. Writing to the INDF register indirectly results in a no-operation (although status bits may be affected). An effective 9-bit address is obtained by concatenating the 8-bit FSR register and the IRP bit (STATUS<7>), as shown in Figure 4-25.

A simple program to clear RAM location 20h-2Fh using indirect addressing is shown in Example 4-2.

EXAMPLE 4-2: INDIRECT ADDRESSING

NEXT	movlw movwf clrf incf btfss	0x20 FSR INDF FSR,F FSR,4	<pre>;initialize pointer ; to RAM ;clear INDF register ;inc pointer ;all done?</pre>
CONTINUE	goto	NEXT	;NO, clear next
	:		;YES, continue

FIGURE 4-25: DIRECT/INDIRECT ADDRESSING




Figure 11-19 and Figure 11-20 show Master-transmitter and Master-receiver data transfer sequences.

When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 11-21.

FIGURE 11-19: MASTER-TRANSMITTER SEQUENCE




FIGURE 11-20: MASTER-RECEIVER SEQUENCE





FIGURE 11-21: COMBINED FORMAT



12.3.2 USART SYNCHRONOUS MASTER RECEPTION

Once Synchronous Mode is selected, reception is enabled by setting either enable bit SREN (RCSTA<5>) bit or enable bit CREN (RCSTA<4>). Data is sampled on the DT pin on the falling edge of the clock. If enable bit SREN is set, then only a single word is received. If enable bit CREN is set, the reception is continuous until bit CREN is cleared. If both the bits are set then bit CREN takes precedence. After clocking the last bit, the received data in the Receive Shift Register (RSR) is transferred to the RCREG register (if it is empty). When the transfer is complete, interrupt bit RCIF (PIR1<5>) is set. The actual interrupt can be enabled/disabled by setting/clearing enable bit RCIE (PIE1<5>). Flag bit RCIF is a read only bit which is reset by the hardware. In this case, it is reset when the RCREG register has been read and is empty. The RCREG is a double buffered register, i.e., it is a two deep FIFO. It is possible for two bytes of data to be received and transferred to the RCREG FIFO and a third byte to begin shifting into the RSR register. On the clocking of the last bit of the third byte, if the RCREG register is still full, then overrun error bit, OERR (RCSTA<1>) is set. The word in the RSR register will be lost. The RCREG register can be read twice to retrieve the two bytes in the FIFO. Overrun error bit OERR has to be cleared in software (by clearing bit CREN). If bit OERR is set, transfers from the RSR to the RCREG are inhibited, so it is essential to clear bit OERR if it is set. The 9th receive bit is buffered the same way as the receive data. Reading the RCREG register will load bit RX9D with a new value. Therefore it is essential for the user to read the RCSTA register before reading the RCREG register in order not to lose the old RX9D bit information.

Steps to follow when setting up Synchronous Master Reception:

- 1. Initialize the SPBRG register for the appropriate baud rate (Section 12.1).
- 2. Enable the synchronous master serial port by setting bits SYNC, SPEN, and CSRC.
- 3. Ensure bits CREN and SREN are clear.
- 4. If interrupts are desired, then set enable bit $\ensuremath{\mathsf{RCIE}}$.
- 5. If 9-bit reception is desired, then set bit RX9.
- If a single reception is required, set enable bit SREN. For continuous reception set enable bit CREN.
- 7. Flag bit RCIF will be set when reception is complete and an interrupt will be generated if enable bit RCIE was set.
- 8. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- 9. Read the 8-bit received data by reading the RCREG register.
- 10. If any error occurred, clear the error by clearing enable bit CREN.

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
1Ah	RCREG	USART Re	eceive Re	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG Baud Rate Generator Register										0000 0000

TABLE 12-9: REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Synchronous Master Reception.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

FIGURE 13-2: CONFIGURATION WORD FOR PIC16C62/64/65

		1					CP1	CP0	PWRTE	WDTE	50001	50000	Destates	
bit13		-	_	_	_	_	CPI	CPU	PWRIE	WDIE	FUSCI	bit0	Register: Address	CONFIG 2007h
bit 13-6:	Unimplen	nented	Read	as '1'										
bit 5-4:	CP1:CP0 : 11 = Code 10 = Uppe 01 = Uppe 00 = All m	e protec er half c er 3/4th	tion off of progra of prog	am mer Iram me	emory c									
bit 3:	PWRTE : F 1 = Power 0 = Power	-up Tim	ner enal	bled	e bit									
bit 2:	WDTE : W 1 = WDT (0 = WDT (enabled	Í	Enable	bit									
bit 1-0:	FOSC1:F0 11 = RC c 10 = HS c 01 = XT o 00 = LP o	oscillato oscillato oscillato	r r r	or Sele	ction bi	ts								

FIGURE 13-3: CONFIGURATION WORD FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67

	CP0	CP1	CP0	CP1	CP0	—	BODEN	CP1	CP0	PWRTE	WDTE	FOSC1		Register: Address	CONFIG 2007h
bit13 bit 13-8 bit 5:4	11 10 01	= Code = Uppe = Uppe	e protec er half c er 3/4th	tion off of progr of prog	f am mei	nory c emory	ode prote code pro						bitO	Address	200711
bit 7:	Un	implen	nented	: Read	as '1'										
bit 6:	1 =	Brown	Brown-o -out Re -out Re	eset ena		ole bit	(1)								
bit 3:	1 =	Power	Power-u -up Tim -up Tim	ner disa		e bit ⁽¹)								
bit 2:	1 =	WDT e	atchdog enablec disablec	Ĩ	Enable	e bit									
bit 1-0:	11 10 01	= RC c = HS o = XT o	DSC0: scillato scillato scillato scillato	r r r	tor Sele	ction t	bits								
Note 1							lly enable 1 anytime						ss of the	value of bit \overline{F}	WRTE.
0	· • • •	of the (0	h									scheme lister	

-

13.3 <u>Reset</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16CXX differentiates between various kinds of reset:

- · Power-on Reset (POR)
- MCLR reset during normal operation
- MCLR reset during SLEEP
- WDT Reset (normal operation)
- Brown-out Reset (BOR) Not on PIC16C61/62/ 64/65

Some registers are not affected in any reset condition, their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a "reset state" on Power-on Reset (POR), on MCLR or WDT Reset, on MCLR reset during SLEEP, and on Brownout Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation.

The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits are set or cleared differently in different reset situations as indicated in Table 13-7, Table 13-8, and Table 13-9. These bits are used in software to determine the nature of the reset. See Table 13-12 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 13-9.

On the PIC16C62A/R62/63/R63/64A/R64/65A/R65/ 66/67, the MCLR reset path has a noise filter to detect and ignore small pulses. See parameter #34 for pulse width specifications.

It should be noted that a WDT Reset does not drive the $\overline{\text{MCLR}}$ pin low.




FIGURE 13-9: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT




FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100	—	—	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	_	1024Tosc	_	—	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34*	Tioz	I/O Hi-impedance from MCLR Low	_	—	100	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

20.3 DC Characteristics: PIC16C63/65A-04 (Commercial, Industrial, Extended) PIC16C63/65A-10 (Commercial, Industrial, Extended) PIC16C63/65A-20 (Commercial, Industrial, Extended) PIC16LC63/65A-04 (Commercial, Industrial)

			rd Operat		-40°C	Č ≤ T	ss otherwise stated) $A \le +125^{\circ}C$ for extended,	
DC CHA	RACTERISTICS				-40°0 0°C		$A \le +85^{\circ}C$ for industrial and A < +70^{\circ}C for commercial	
		Oneratii	na voltane	Voo			$A \leq +70^{\circ}$ C for commercial ed in DC spec Section 20.1 and	
		Section	• •	100	lange ao (1000110		
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions	
No.				†				
	Input Low Voltage							
	I/O ports	VIL						
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range	
D030A			Vss	-	0.8V	V	$4.5V \leq V \text{DD} \leq 5.5V$	
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V		
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2VDD	V		
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1	
	Input High Voltage							
	I/O ports	VIH		-				
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \leq V \text{DD} \leq 5.5V$	
D040A			0.25VDD	-	Vdd	V	For entire VDD range	
			+ 0.8V					
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	v	For entire VDD range	
D042	MCLR		0.8VDD	-	VDD	v	i ei einite i bb i ange	
D042A	OSC1 (XT, HS and LP)		0.7VDD	-	VDD	v	Note1	
D043	OSC1 (in RC mode)		0.9VDD	-	VDD	v		
D070	PORTB weak pull-up current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS	
	Input Leakage Current (Notes 2, 3)							
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi-	
							impedance	
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$	
D063	OSC1		-	-	±5	μΑ	$Vss \leq VPIN \leq VDD, XT, HS and$	
							LP osc configuration	
	Output Low Voltage							
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,	
							-40°C to +85°C	
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5 V,	
							-40°C to +125°C	
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V,	
							-40°C to +85°C	
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5 V,	
							-40°C to +125°C	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

*

Applicable Devices	61	62	62A	B62	63	B63	64	64A	R64	65	65A	B65	66	67

		Standa	rd Operat	ing C	ondition	s (unle	ss otherwise stated)		
		Operatir	ng temper	ature	-40°	Ć≤T	\leq TA \leq +125°C for extended,		
	RACTERISTICS				-40°	C ≤T	$A \le +85^{\circ}C$ for industrial and		
	RACIERISTICS				0°C	≤ 1	$A \le +70^{\circ}C$ for commercial		
		Operating voltage VDD range as described in DC spec Section 20.1 and Section 20.2							
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions		
No.				†					
	Output High Voltage								
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С		
D090A			VDD-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°С to +125°С		
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
D092A			VDD-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С		
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin		
	Capacitive Loading Specs on Out- put Pins								
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.		
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF			
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 20-10: I²C BUS START/STOP BITS TIMING




TABLE 20-9: I²C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Max	Units	Conditions	
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ns	Only relevant for repeated START	
		Setup time	400 kHz mode	600	—	—	113	condition	
91*	THD:STA	START condition	100 kHz mode	4000	—	—	ns	After this period the first clock	
		Hold time	400 kHz mode	600	—	—	115	pulse is generated	
92*	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns		
		Setup time	400 kHz mode	600	—	—	115		
93	THD:STO	STOP condition	100 kHz mode	4000	—	_	ns		
		Hold time	400 kHz mode	600	—	—	115		

These parameters are characterized but not tested.

21.5 <u>Timing Diagrams and Specifications</u>

FIGURE 21-2: EXTERNAL CLOCK TIMING




TABLE 21-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency	DC	-	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	-	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	-	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250		—	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100		—	ns	XT oscillator
	TosH	Low Time	2.5	—	—	μs	LP oscillator
			15	—	—	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	_	I	25	ns	XT oscillator
	TosF	Fall Time	—	—	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

22.1 DC Characteristics: PIC16C66/67-04 (Commercial, Industrial, Extended) PIC16C66/67-10 (Commercial, Industrial, Extended) PIC16C66/67-20 (Commercial, Industrial, Extended)

DC CH/		Standar Operatir			e -40	≥ 0°C ≥ 0°C	unless otherwise stated) $\leq TA \leq +125$ °C for extended, $\leq TA \leq +85$ °C for industrial and $\leq TA \leq +70$ °C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled
			3.7	4.0	4.4	V	Extended Range Only
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC, osc config Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc config Fosc = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	10.5	42	μA	VDD = 4.0V, WDT enabled,-40°C to +85°C
D021	(Note 3, 5)		-	1.5	16	μA	$V_{DD} = 4.0V$, WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$
D021A D021B			-	1.5 2.5	19 19	μΑ μΑ	VDD = 4.0V, WDT disabled, -40°C to +85°C VDD = 4.0V, WDT disabled, -40°C to +125°C
50210				2.5	15	μΛ	
D023*	Brown-out Reset Current (Note 6)	Δ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.3 DC Characteristics: PIC16C66/67-04 (Commercial, Industrial, Extended) PIC16C66/67-10 (Commercial, Industrial, Extended) PIC16C66/67-20 (Commercial, Industrial, Extended) PIC16LC66/67-04 (Commercial, Industrial)

	Standard Operating Conditions (unless otherwise stated)											
		$\label{eq:constraint} Operating \ temperature \qquad -40^{\circ}C \leq TA \leq +125^{\circ}C \ for \ extended,$										
DC CHA	ARACTERISTICS				-40°0		$A \le +85^{\circ}C$ for industrial and					
50 01.		_			0°C		$A \le +70^{\circ}C$ for commercial					
				VDD	range as	describ	bed in DC spec Section 22.1					
Davama	and Section 22.2 Param Characteristic Sym Min Typ Max Units Conditions											
No.	Characteristic	Sym	win	Тур †	Max	Units	Conditions					
	Input Low Voltage											
	I/O ports	VIL										
D030	with TTL buffer		Vss	-	0.15VDD	v	For entire VDD range					
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$					
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V						
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2VDD	V						
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	v	Note1					
	Input High Voltage											
	I/O ports	Vін		-								
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le V$ DD $\le 5.5V$					
D040A			0.25VDD	-	Vdd	V	For entire VDD range					
			+ 0.8V				Ũ					
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range					
D042	MCLR		0.8VDD	-	Vdd	V						
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1					
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V						
D070	PORTB weak pull-up current	IPURB	50	250	400	μΑ	VDD = 5V, VPIN = VSS					
	Input Leakage Current (Notes 2, 3)											
D060	I/O ports	lı∟	-	-	±1	μA	$Vss \le VPIN \le VDD$, Pin at hi-					
							impedance					
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$					
D063	OSC1		-	-	±5	μA	$Vss \leq VPIN \leq VDD, XT, HS and$					
							LP osc configuration					
	Output Low Voltage											
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5 V,					
							-40°C to +85°C					
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5 V,					
D 000							-40°C to +125°C					
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5 V,					
Dooot					0.0	N N	-40°C to +85°C					
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C					
			L				-40 0 10 +125 0					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

*

PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. TCC:ST	(I ² C specifications only)
2. TppS		4. Ts	(I ² C specifications only)
т			
F	Frequency	Т	Time
Lowerca	se letters (pp) and their meanings:		
рр			
CC	CCP1	OSC	OSC1
ck		rd	RD
CS	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
	se letters and their meanings:		
S		_	
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I ² C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
FIGURE 2	2-1: LOAD CONDITIONS FOR D	EVICE TIMING S	PECIFICATIONS
	Load condition 1		Load condition 2
	VDD/2		
	J		
	\gtrsim RL	F	
	\sim		*
	•		Vss
		RL = 464Ω	
	+		
	Vss		for all pins except OSC2/CLKOUT but including D and E outputs as ports
Note 1:	PORTD and PORTE are not imple-		• • •
	mented on the PIC16C66.	15 pF	for OSC2 output
		-	

FIGURE 22-11: SPI SLAVE MODE TIMING (CKE = 0)





FIGURE 22-12: SPI SLAVE MODE TIMING (CKE = 1)



23.0 DC AND AC CHARACTERISTICS GRAPHS AND TABLES FOR: PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16C64, PIC16C64A, PIC16CR64, PIC16C65A, PIC16C66, PIC16C67

The graphs and tables provided in this section are for design guidance and are not tested or guaranteed.

In some graphs or tables the data presented are outside specified operating range (i.e., outside specified VDD range). This is for information only and devices are guaranteed to operate properly only within the specified range.

Note: The data presented in this section is a statistical summary of data collected on units from different lots over a period of time and matrix samples. 'Typical' represents the mean of the distribution at, 25° C, while 'max' or 'min' represents (mean + 3σ) and (mean - 3σ) respectively where σ is standard deviation.

FIGURE 23-1: TYPICAL IPD vs. VDD (WDT DISABLED, RC MODE)







FIGURE 23-2: MAXIMUM IPD vs. VDD (WDT DISABLED, RC MODE)





Notices For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Package Group: Plastic SOIC (SO)									
		Millimeters		Inches						
Symbol	Min	Max	Notes	Min	Max	Notes				
α	0°	8°		0°	8°					
Α	2.362	2.642		0.093	0.104					
A1	0.101	0.300		0.004	0.012					
В	0.355	0.483		0.014	0.019					
С	0.241	0.318		0.009	0.013					
D	17.703	18.085		0.697	0.712					
Е	7.416	7.595		0.292	0.299					
е	1.270	1.270	Typical	0.050	0.050	Typical				
Н	10.007	10.643		0.394	0.419					
h	0.381	0.762		0.015	0.030					
L	0.406	1.143		0.016	0.045					
Ν	28	28		28	28					
CP	-	0.102		_	0.004					

I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	239
Parallel Slave Port	
Power-up Timer	239
Reset	239
SPI Mode	243
Timer0	
Timer1	
USART Synchronous Receive	
(Master/Slave)	246
Watchdog Timer	
PIC16C66	209
Brown-out Reset	071
Capture/Compare/PWM	271
CLKOUT and I/O	273
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Power-up Timer	
Reset	
Timer0	272
Timer1	272
USART Synchronous Receive	
(Master/Slave)	280
Watchdog Timer	271
PIC16C67	
Brown-out Reset	271
Capture/Compare/PWM	
CLKOUT and I/O	
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Parallel Slave Port	
Power-up Timer	
Reset	
Timer0	
Timer1	272
USART Synchronous Receive	
(Master/Slave)	
Watchdog Timer	2/1
PIC16CR62	
Capture/Compare/PWM	
CLKOUT and I/O	
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Power-up Timer	207
Reset	207
SPI Mode	211
Timer0	208
Timer1	
	208

PIC16CR63	
Brown-out Reset	. 255
Capture/Compare/PWM	. 257
CLKOUT and I/O	. 254
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Power-up Timer	
Reset	
SPI Mode Timer0	
Timer1	
USART Synchronous Receive	. 200
(Master/Slave)	262
Watchdog Timer	
PIC16CR64	. 200
Capture/Compare/PWM	. 209
CLKOUT and I/O	
External Clock	
I ² C Bus Data	. 213
I ² C Bus Start/Stop Bits	. 212
Oscillator Start-up Timer	
Parallel Slave Port	. 210
Power-up Timer	
Reset	
SPI Mode	
Timer0	
Timer1	
Watchdog Timer	. 207
PIC16CR65 Brown-out Reset	255
Capture/Compare/PWM	
CLKOUT and I/O	
External Clock	
I ² C Bus Data	
I ² C Bus Start/Stop Bits	
Oscillator Start-up Timer	
Parallel Slave Port	
Power-up Timer	
Reset	. 255
SPI Mode	. 259
Timer0	. 256
Timer1	. 256
USART Synchronous Receive	
(Master/Slave)	. 262
Watchdog Timer	
Power-up Timer	
PWM Output	
RB0/INT Interrupt	
RX Pin Sampling	
SPI Mode, Master/Slave Mode,	93
No SS Control	88
SPI Mode, Slave Mode With SS Control	88
SPI Slave Mode (CKE = 1)	
SPI Slave Mode Timing (CKE = 0)	93
Timer0 with External Clock	
TMR0 Interrupt Timing	
USART Asynchronous Master Transmission	
USART Asynchronous Master Transmission	
(Back to Back)	
USART Asynchronous Reception	. 114
USART Synchronous Reception in	
Master Mode	
USART Synchronous Tranmission	
Wake-up from SLEEP Through Interrupts	. 142

-

-

ON-LINE SUPPORT

Microchip provides two methods of on-line support. These are the Microchip BBS and the Microchip World Wide Web (WWW) site.

Use Microchip's Bulletin Board Service (BBS) to get current information and help about Microchip products. Microchip provides the BBS communication channel for you to use in extending your technical staff with microcontroller and memory experts.

To provide you with the most responsive service possible, the Microchip systems team monitors the BBS, posts the latest component data and software tool updates, provides technical help and embedded systems insights, and discusses how Microchip products provide project solutions.

The web site, like the BBS, is used by Microchip as a means to make files and information easily available to customers. To view the site, the user must have access to the Internet and a web browser, such as Netscape or Microsoft Explorer. Files are also available for FTP download from our FTP site.

Connecting to the Microchip Internet Web Site

The Microchip web site is available by using your favorite Internet browser to attach to:

www.microchip.com

The file transfer site is available by using an FTP service to connect to:

ftp://ftp.futureone.com/pub/microchip

The web site and file transfer site provide a variety of services. Users may download files for the latest Development Tools, Data Sheets, Application Notes, User's Guides, Articles and Sample Programs. A variety of Microchip specific business information is also available, including listings of Microchip sales offices, distributors and factory representatives. Other data available for consideration is:

- Latest Microchip Press Releases
- Technical Support Section with Frequently Asked
 Questions
- Design Tips
- Device Errata
- Job Postings
- · Microchip Consultant Program Member Listing
- Links to other useful web sites related to Microchip Products

Connecting to the Microchip BBS

Connect worldwide to the Microchip BBS using either the Internet or the CompuServe $^{\circledast}$ communications network.

Internet:

You can telnet or ftp to the Microchip BBS at the address: mchipbbs.microchip.com

CompuServe Communications Network:

When using the BBS via the Compuserve Network, in most cases, a local call is your only expense. The Microchip BBS connection does not use CompuServe membership services, therefore you do not need CompuServe membership to join Microchip's BBS. There is no charge for connecting to the Microchip BBS. The procedure to connect will vary slightly from country to country. Please check with your local CompuServe agent for details if you have a problem. CompuServe service allow multiple users various baud rates depending on the local point of access.

The following connect procedure applies in most locations.

- 1. Set your modem to 8-bit, No parity, and One stop (8N1). This is not the normal CompuServe setting which is 7E1.
- 2. Dial your local CompuServe access number.
- 3. Depress the **<Enter>** key and a garbage string will appear because CompuServe is expecting a 7E1 setting.
- Type +, depress the <Enter> key and "Host Name:" will appear.
- 5. Type MCHIPBBS, depress the **<Enter>** key and you will be connected to the Microchip BBS.

In the United States, to find the CompuServe phone number closest to you, set your modem to 7E1 and dial (800) 848-4480 for 300-2400 baud or (800) 331-7166 for 9600-14400 baud connection. After the system responds with "Host Name:", type NETWORK, depress the **<Enter**> key and follow CompuServe's directions.

For voice information (or calling from overseas), you may call (614) 723-1550 for your local CompuServe number.

Microchip regularly uses the Microchip BBS to distribute technical information, application notes, source code, errata sheets, bug reports, and interim patches for Microchip systems software products. For each SIG, a moderator monitors, scans, and approves or disapproves files submitted to the SIG. No executable files are accepted from the user community in general to limit the spread of computer viruses.

Systems Information and Upgrade Hot Line

The Systems Information and Upgrade Line provides system users a listing of the latest versions of all of Microchip's development systems software products. Plus, this line provides information on how customers can receive any currently available upgrade kits.The Hot Line Numbers are:

1-800-755-2345 for U.S. and most of Canada, and

1-602-786-7302 for the rest of the world.

970301

Trademarks: The Microchip name, logo, PIC, PICSTART, PICMASTER and PRO MATE are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. *Flex*ROM, MPLAB and *fuzzy*LAB, are trademarks and SQTP is a service mark of Microchip in the U.S.A.

fuzzyTECH is a registered trademark of Inform Software Corporation. IBM, IBM PC-AT are registered trademarks of International Business Machines Corp. Pentium is a trademark of Intel Corporation. Windows is a trademark and MS-DOS, Microsoft Windows are registered trademarks of Microsoft Corporation. CompuServe is a registered trademark of CompuServe Incorporated.

All other trademarks mentioned herein are the property of their respective companies.