



Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details


Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	20MHz
Connectivity	I ² C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	$4V \sim 6V$
Data Converters	- ·
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	44-LCC (J-Lead)
Supplier Device Package	44-PLCC (16.59x16.59)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c65a-20-l

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

NOTES:

-





Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 0											
00h ⁽¹⁾	INDF	Addressing	this location	uses conten	ts of FSR to	address data	a memory (n	ot a physica	l register)	0000 0000	0000 0000
01h	TMR0	Timer0 mod	lule's registe	r						xxxx xxxx	uuuu uuuu
02h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Signif	icant Byte					0000 0000	0000 0000
03h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	С	0001 1xxx	000q quuu			
04h ⁽¹⁾	FSR	Indirect data	ndirect data memory address pointer x2								uuuu uuuu
05h	PORTA	—	— PORTA Data Latch when written: PORTA pins when read							xx xxxx	uu uuuu
06h	PORTB	PORTB Dat	ta Latch whe	n written: PC	ORTB pins wi	nen read				xxxx xxxx	uuuu uuuu
07h	PORTC	PORTC Dat	ta Latch whe	n written: PC	ORTC pins w	hen read				xxxx xxxx	uuuu uuuu
08h		Unimplemented							_	_	
09h		Unimplemented							—	_	
0Ah ^(1,2)	PCLATH	_	Write Buffer for the upper 5 bits of the Program Counter							0 0000	0 0000
0Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	(6)	(6)	_	1	SSPIF	CCP1IF	TMR2IF	TMR1IF	00 0000	00 0000
0Dh		Unimpleme	nted							_	_
0Eh	TMR1L	Holding reg	ister for the L	east Signific	ant Byte of t	he 16-bit TM	R1 register			xxxx xxxx	uuuu uuuu
0Fh	TMR1H	Holding reg	ister for the M	/lost Signific	ant Byte of th	ne 16-bit TMF	R1 register			xxxx xxxx	uuuu uuuu
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR10N	00 0000	uu uuuu
11h	TMR2	Timer2 mod	lule's registe	r						0000 0000	0000 0000
12h	T2CON	—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	-000 0000	-000 0000
13h	SSPBUF	Synchronou	us Serial Port	Receive Bu	ffer/Transmit	Register				xxxx xxxx	uuuu uuuu
14h	SSPCON	WCOL	NCOL SSPOV SSPEN CKP SSPM3 SSPM2 SSPM1 SSPM							0000 0000	0000 0000
15h	CCPR1L	Capture/Compare/PWM1 (LSB)								xxxx xxxx	uuuu uuuu
16h	CCPR1H	Capture/Compare/PWM1 (MSB)								xxxx xxxx	uuuu uuuu
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00 0000	00 0000
18h-1Fh	_	Unimpleme	nted							_	_

TABLE 4-2: SPECIAL FUNCTION REGISTERS FOR THE PIC16C62/62A/R62

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C62, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

6: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

IABLE	4-4:	SPECIA	LFUNC		GISTERS	FOR II		0004/04/	4/H04 ((cont.a)	
Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets ⁽³⁾
Bank 1											
80h ⁽¹⁾	INDF	Addressing	this location	uses conte	nts of FSR to	address dat	a memory (n	ot a physical	register)	0000 0000	0000 0000
81h	OPTION	RBPU	INTEDG	TOCS	T0SE	PSA	PS0	1111 1111	1111 1111		
82h ⁽¹⁾	PCL	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
83h ⁽¹⁾	STATUS	IRP ⁽⁵⁾	RP1 ⁽⁵⁾	RP0	TO	PD	Z	DC	С	0001 1xxx	000q quuu
84h ⁽¹⁾	FSR	Indirect dat	a memory ac	ddress point	er					xxxx xxxx	uuuu uuuu
85h	TRISA	_	—	PORTA Da	ta Direction R	egister				11 1111	11 1111
86h	TRISB	PORTB Da	ta Direction F	Register						1111 1111	1111 1111
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111
88h	TRISD	PORTD Da	PORTD Data Direction Register							1111 1111	1111 1111
89h	TRISE	IBF	OBF	IBOV	PSPMODE	—	PORTE Da	ta Direction I	Bits	0000 -111	0000 -111
8Ah ^(1,2)	PCLATH	—	—	—	Write Buffer	for the uppe	r 5 bits of the	e Program C	ounter	0 0000	0 0000
8Bh ⁽¹⁾	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
8Ch	PIE1	PSPIE	(6)	—	—	SSPIE	CCP1IE	TMR2IE	TMR1IE	00 0000	00 0000
8Dh	-	Unimpleme	nted							-	—
8Eh	PCON	—	—	—	—	—	—	POR	BOR ⁽⁴⁾	qq	uu
8Fh	_	Unimpleme	nted							-	—
90h	-	Unimpleme	nted							_	—
91h	-	Unimpleme	nted							-	—
92h	PR2	Timer2 Peri	Fimer2 Period Register							1111 1111	1111 1111
93h	SSPADD	Synchronou	Synchronous Serial Port (I ² C mode) Address Register							0000 0000	0000 0000
94h	SSPSTAT	_	— — D/Ā P S R/W UA E						BF	00 0000	00 0000
95h-9Fh	_	Unimpleme	nted							_	—

TABLE 4-4: SPECIAL FUNCTION REGISTERS FOR THE PIC16C64/64A/R64 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C64, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

7.2 Using Timer0 with External Clock

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

7.2.1 EXTERNAL CLOCK SYNCHRONIZATION

When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device. When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

7.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.




FIGURE 7-5: TIMER0 TIMING WITH EXTERNAL CLOCK

11.2 <u>SPI Mode for PIC16C62/62A/R62/63/</u> R63/64/64A/R64/65/65A/R65

This section contains register definitions and operational characteristics of the SPI module for the PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16CR63, PIC16C64A, PIC16CR64, PIC16CR64, PIC16C65, PIC16C65A, PIC16CR65.

FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

U-0	U-0	R-0	B-0	B-0	R-0	B-0	B-0					
_	_	D/A	P	S	R/W	UA	BF	R = Readable bit				
bit7			1			<u>I</u>	bit0	W = Writable bit U = Unimplemented bit, read as '0' - n =Value at POR reset				
bit 7-6:	Unimpl	emented	Read as	'0'								
bit 5:	 1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address 											
bit 4:	1 = Indi	 P: Stop bit (I²C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared) 1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET) 0 = Stop bit was not detected last 										
bit 3:	 Start bit (I²C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared) 1 = Indicates that a start bit has been detected last (this bit is '0' on RESET) 0 = Start bit was not detected last 											
bit 2:	This bit	holds the o the next ad	R/W bit i	ation (I ² C r nformation stop bit, or	following the	e last addre	ess match. T	his bit is valid from the address				
bit 1:	1 = Indi	cates that	the user	it I ² C mode needs to up to be upda	odate the add	dress in the	SSPADD re	egister				
bit 0:	BF: Buf	fer Full St	atus bit									
	<u>Receive</u> (SPI and I ² C modes) 1 = Receive complete, SSPBUF is full 0 = Receive not complete, SSPBUF is empty											
	1 = Trar		ogress, S	SPBUF is f PBUF is err								

Figure 11-19 and Figure 11-20 show Master-transmitter and Master-receiver data transfer sequences.

When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 11-21.

FIGURE 11-19: MASTER-TRANSMITTER SEQUENCE




FIGURE 11-20: MASTER-RECEIVER SEQUENCE





FIGURE 11-21: COMBINED FORMAT



13.0 SPECIAL FEATURES OF THE CPU

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

What sets a microcontroller apart from other processors are special circuits to deal with the needs of realtime applications. The PIC16CXX family has a host of such features intended to maximize system reliability, minimize cost through elimination of external components, provide power saving operating modes and offer code protection. These are:

- Oscillator selection
- Reset
 - Power-on Reset (POR)
 - Power-up Timer (PWRT)
 - Oscillator Start-up Timer (OST)
 - Brown-out Reset (BOR)
- Interrupts
- Watchdog Timer (WDT)
- SLEEP mode
- · Code protection
- ID locations
- · In-circuit serial programming

The PIC16CXX has a Watchdog Timer which can be shut off only through configuration bits. It runs off its own RC oscillator for added reliability. There are two timers that offer necessary delays on power-up. One is the Oscillator Start-up Timer (OST), intended to keep the chip in RESET until the crystal oscillator is stable. The other is the Power-up Timer (PWRT), which provides a fixed delay of 72 ms (nominal) on power-up only, designed to keep the part in reset while the power supply stabilizes. With these two timers on-chip, most applications need no external reset circuitry.

SLEEP mode is designed to offer a very low current power-down mode. The user can wake from SLEEP through external reset, Watchdog Timer Wake-up or through an interrupt. Several oscillator options are also made available to allow the part to fit the application. The RC oscillator option saves system cost while the LP crystal option saves power. A set of configuration bits are used to select various options.

13.1 Configuration Bits

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The configuration bits can be programmed (read as '0') or left unprogrammed (read as '1') to select various device configurations. These bits are mapped in program memory location 2007h.

The user will note that address 2007h is beyond the user program memory space. In fact, it belongs to the special test/configuration memory space (2000h - 3FFFh), which can be accessed only during programming.

FIGURE 13-1: CONFIGURATION WORD FOR PIC16C61

		-	-	-	_	-	-	CP0	PWRTE	WDTE	FOSC1	FOSC0	Register: Address	CONFIG 2007h
oit13												bit0	71001000	200711
oit 13-5:	Unimple	mented	: Read	as '1'										
oit 4:	CP0 : Coo 1 = Code			t										
	0 = All m			orotecte	d, but	00h - 3F	⁻ h is wr	itable						
oit 3:	PWRTE : 1 = Powe 0 = Powe	r-up Tin	ner ena	bled	e bit									
oit 2:	WDTE : V 1 = WDT 0 = WDT	enabled	Ĕ	Enable	bit									
oit 1-0:	FOSC1:F 11 = RC 10 = HS 01 = XT 00 = LP	oscillato oscillato oscillato	or or r	or Sele	ction b	its								

13.8 Power-down Mode (SLEEP)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, status bit \overline{PD} (STATUS<3>) is cleared, status bit \overline{TO} (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or VSS, ensure no external circuitry is drawing current from the I/O pin, and disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC).

13.8.1 WAKE-UP FROM SLEEP

The device can wake from SLEEP through one of the following events:

- 1. External reset input on MCLR/VPP pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from RB0/INT pin, RB port change, or some peripheral interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- 3. SSP transmit or receive in slave mode (SPI/I²C).
- 4. CCP capture mode interrupt.
- 5. Parallel Slave Port read or write.
- 6. USART TX or RX (synchronous slave mode).

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the subset of the new provide the instruction after the subset (on address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

13.8.2 WAKE-UP USING INTERRUPTS


When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.


Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the \overline{PD} bit. If the \overline{PD} bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

RLF	Rotate Left f through Carry	RRF	Rotate Right f through Carry
Syntax:	[<i>label</i>] RLF f,d	Syntax:	[<i>label</i>] RRF f,d
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$\begin{array}{l} 0 \leq f \leq 127 \\ d \in [0,1] \end{array}$
Operation:	See description below	Operation:	See description below
Status Affected:	С	Status Affected:	С
Encoding:	00 1101 dfff ffff	Encoding:	00 1100 dfff ffff
Description:	The contents of register 'f' are rotated one bit to the left through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	The contents of register 'f' are rotated one bit to the right through the Carry Flag. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.
Words:	1	Words:	1
Cycles:	1	Cycles:	1
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4
	Decode Read register 'f' Vite to destination		Decode Read register data Write to destination
Example	RLF REG1,0	Example	RRF REG1,0
	Before Instruction REG1 = 1110 0110 C = 0 - - After Instruction - <td></td> <td>Before Instruction REG1 = 1110 0110 C = 0 -<</td>		Before Instruction REG1 = 1110 0110 C = 0 -<



Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



Data based on matrix samples. See first page of this section for details.

17.3

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

DC Characteristics: PIC16C62/64-04 (Commercial, Industrial) PIC16C62/64-10 (Commercial, Industrial) PIC16C62/64-20 (Commercial, Industrial) PIC16LC62/64-04 (Commercial, Industrial)

DC CHA	ARACTERISTICS	Operatii Operatii	ng tempera	ature	-40°C 0°C	` ≤ T⁄ ≤ T⁄	ss otherwise stated) $A \le +85^{\circ}$ C for industrial and $A \le +70^{\circ}$ C for commercial ed in DC spec Section 17.1
Param No.	Characteristic	Sym	Min	Тур †	Max	Units	Conditions
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15VDD	V	For entire VDD range
D030A			Vss	-	0.8V	V	$4.5V \leq V\text{DD} \leq 5.5V$
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V	
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2VDD	V	
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1
	Input High Voltage						
	I/O ports	Vін					
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le VDD \le 5.5V$
D040A			0.25VDD + 0.8V	-	Vdd	V	For entire VDD range
D041	with Schmitt Trigger buffer		0.8Vdd	-	Vdd		For entire VDD range
D042	MCLR		0.8VDD	-	Vdd	V	_
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9VDD	-	Vdd	V	
D070	PORTB weak pull-up current	IPURB	50	200	400	μA	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi- impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μA	\dot{V} ss \leq VPIN \leq VDD
D063	OSC1		-	-	±5	μA	Vss \leq VPIN \leq VDD, XT, HS and LP osc configuration
	Output Low Voltage						-
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C
D150*	Open-Drain High Voltage	VOD	-	-	14	V	RA4 pin

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67




FIGURE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

TABLE 17-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30*	TmcL	MCLR Pulse Width (low)	100	—	—	ns	VDD = 5V, -40°C to +85°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +85°C
32	Tost	Oscillation Start-up Timer Period	-	1024Tosc	_	-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +85°C
34*	Tioz	I/O Hi-impedance from MCLR Low	-	—	100	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 17-7: PARALLEL SLAVE PORT TIMING (PIC16C64)




TABLE 17-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C64)

Parameter No.	Sym	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before \overline{WR}^{\uparrow} or \overline{CS}	↑ (setup time)	20	Ι	—	ns	
63*	TwrH2dtl	WR↑ or CS↑ to data-in invalid PIC16C64		20	_	—	ns	
		(hold time)	PIC16 LC 64	35	I	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		—	I	80	ns	
65	TrdH2dtl	\overline{RD}^{\uparrow} or \overline{CS}^{\uparrow} to data–out invalid		10		30	ns	

* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

18.5 <u>Timing Diagrams and Specifications</u>

FIGURE 18-2: EXTERNAL CLOCK TIMING




TABLE 18-2: EXTERNAL CLOCK TIMING REQUIREMENTS

arameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency					
		(Note 1)	DC	_	4	MHz	XT and RC osc mode
			DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	-	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	-	—	ns	XT and RC osc mode
		(Note 1)	250	_	—	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	—	μs	LP osc mode
		Oscillator Period	250	_	—	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	—	μs	LP osc mode
2	Тсү	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	100	—	—	ns	XT oscillator
	TosH	Low Time	2.5	—	—	μs	LP oscillator
			15	_	—	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	—	-	25	ns	XT oscillator
	TosF	Fall Time	—	—	50	ns	LP oscillator
			—	_	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 18-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 18-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param No.	Sym	Characteristic			Min	Typ†	Мах	Units	Conditions
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	—	-	ns	Must also meet
				With Prescaler	10	—	_	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	-	-	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	TCY + 40	—	—	ns	
				With Prescaler	Greater of: 20 or <u>Tcy + 40</u> N	-	-	ns	N = prescale value (2, 4,, 256)
45*	Tt1H	T1CKI High Time	Synchronous, F	Prescaler = 1	0.5TCY + 20	-	_	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	_	—	ns	parameter 47
		Prescaler = 2,4,8	PIC16 LC 6X	25	-	—	ns		
			Asynchronous	PIC16 C 6X	30	—	—	ns	
				PIC16 LC 6X	50	—	-	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, F	rescaler = 1	0.5TCY + 20	_	—	ns	Must also meet
			Synchronous,	PIC16 C 6X	15	—	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 LC 6X	25	-	—	ns	
			Asynchronous	PIC16 C 6X	30	-	—	ns	
				PIC16 LC 6X	50	-	-	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 C 6X	<u>Greater of:</u> 30 OR <u>TCY + 40</u> N	-	_	ns	N = prescale value (1, 2, 4, 8)
				PIC16 LC 6X	<u>Greater of:</u> 50 OR <u>TCY + 40</u> N				N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16 C 6X	60	—	-	ns	
				PIC16 LC 6X	100	-	—	ns	
	Ft1	Timer1 oscillator inp (oscillator enabled b	out frequency range by setting bit T1OSCEN)		DC	-	200	kHz	
48	TCKEZtmr1	Delay from external	clock edge to tir	ner increment	2Tosc	_	7Tosc	—	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

19.3

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

DC Characteristics: PIC16C65-04 (Commercial, Industrial) PIC16C65-10 (Commercial, Industrial) PIC16C65-20 (Commercial, Industrial) PIC16LC65-04 (Commercial, Industrial)

			rd Operati ng tempera	•	-40°C	;` ≤ T,	ss otherwise stated) A ≤ +85°C for industrial and
DC CHA	RACTERISTICS	Operation Section		Vdd	0°C range as c		$A \leq +70^{\circ}C$ for commercial ed in DC spec Section 19.1 and
Param No.	Characteristic	Sym	Min	Тур †	Мах	Units	Conditions
	Input Low Voltage						
	I/O ports	VIL					
D030	with TTL buffer		Vss	-	0.15Vdd	V	For entire VDD range
D030A			Vss	-	0.8V	V	$4.5V \leq V \text{DD} \leq 5.5V$
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V	
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V	
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3Vdd	V	Note1
	Input High Voltage						
	I/O ports	Vін		-			
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \leq V \text{DD} \leq 5.5V$
D040A			0.25VDD+ 0.8V	-	VDD	V	For entire VDD range
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd		For entire VDD range
D042	MCLR		0.8VDD	-	Vdd	V	
D042A	OSC1 (XT, HS and LP)		0.7 VDD	-	Vdd	V	Note1
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V	
D070	PORTB weak pull-up current	I PURB	50	250	400	μA	VDD = 5V, VPIN = VSS
	Input Leakage Current (Notes 2, 3)						
D060	I/O ports	lı∟	-	-	±1	μA	Vss \leq VPIN \leq VDD, Pin at hi- impedance
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$V_{SS} \leq V_{PIN} \leq V_{DD}$
D063	OSC1		-	-	±5	μΑ	$\label{eq:VSS} VPIN \leq VDD, \ XT, \ HS, \ and \ LP \ osc \ configuration$
1	Output Low Voltage		1				
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C
	Output High Voltage						
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°С to +85°С
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С
D150*	Open-Drain High Voltage	VOD	-	-	14	V	RA4 pin

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

19.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S		3. TCC:s	GT (I ² C specifications only)						
2. TppS	. TppS		4. Ts	(I ² C specifications only)						
Т										
F	Frequency		Т	Time						
Lowercas	e letters (pp) and their me	anings:								
рр										
сс	CCP1		osc	OSC1						
ck	CLKOUT		rd	RD						
cs	CS		rw	RD or WR						
di	SDI		SC	SCK						
do	SDO		SS	SS						
dt	Data in		tO	TOCKI						
io	I/O port		t1	T1CKI						
mc	MCLR		wr	WR						
Uppercas	e letters and their meaning	gs:								
S										
F	Fall		P	Period						
Н	High		R	Rise						
I	Invalid (Hi-impedance)		V	Valid						
L	Low		Z	Hi-impedance						
I ² C only										
AA	output access		High	High						
BUF	Bus free		Low	Low						
TCC:ST (I	² C specifications only)									
CC										
HD	Hold		SU	Setup						
ST										
DAT	DATA input hold		STO	STOP condition						
STA	START condition									
FIGURE 19	-1: LOAD CONDITIO	NS FOR DEVI	CE TIMING	SPECIFICATIONS						
	Load conditio	n 1		Load condition 2						
		Vdd/2								
		\geq								
		-•		Vss						
	Pin	CL								
			$RL = 464\Omega$							
		Vss C	L = 50 pF	all pins except OSC2/CLKOUT						
			•	but including D and E outputs as ports						
			15 pF	for OSC2 output						

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.3 DC Characteristics: PIC16C66/67-04 (Commercial, Industrial, Extended) PIC16C66/67-10 (Commercial, Industrial, Extended) PIC16C66/67-20 (Commercial, Industrial, Extended) PIC16LC66/67-04 (Commercial, Industrial)

		Standard Operating Conditions (unless otherwise stated)								
		Operati	ng temper	ature			$A \le +125^{\circ}C$ for extended,			
DC CHA	ARACTERISTICS				-40°0		$A \le +85^{\circ}C$ for industrial and			
50 01.		_			0°C		$A \le +70^{\circ}C$ for commercial			
			ng voltage tion 22.2	VDD	range as	describ	bed in DC spec Section 22.1			
Dawawa			-	T	Max	Linite	Conditions			
Param No.	Characteristic	Sym	Min	Тур †	Max	Units	Conditions			
	Input Low Voltage									
	I/O ports	VIL								
D030	with TTL buffer		Vss	-	0.15VDD	v	For entire VDD range			
D030A			Vss	-	0.8V	V	$4.5V \le VDD \le 5.5V$			
D031	with Schmitt Trigger buffer		Vss	-	0.2VDD	V				
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2VDD	V				
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	v	Note1			
	Input High Voltage									
	I/O ports	Vін		-						
D040	with TTL buffer		2.0	-	Vdd	V	$4.5V \le V$ DD $\le 5.5V$			
D040A			0.25VDD	-	Vdd	V	For entire VDD range			
			+ 0.8V				Ũ			
D041	with Schmitt Trigger buffer		0.8VDD	-	Vdd	V	For entire VDD range			
D042	MCLR		0.8VDD	-	Vdd	V				
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1			
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V				
D070	PORTB weak pull-up current	IPURB	50	250	400	μA	VDD = 5V, VPIN = VSS			
	Input Leakage Current (Notes 2, 3)									
D060	I/O ports	lı∟	-	-	±1	μA	$Vss \le VPIN \le VDD$, Pin at hi-			
							impedance			
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \le VPIN \le VDD$			
D063	OSC1		-	-	±5	μA	$Vss \leq VPIN \leq VDD, XT, HS and$			
							LP osc configuration			
	Output Low Voltage									
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,			
							-40°C to +85°C			
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5 V,			
							-40°C to +125°C			
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6 mA, VDD = 4.5 V,			
							-40°C to +85°C			
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5 V,			
							-40°C to +125°C			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

*

	Applicable Devices	61	62	62A	B62	63	B63	64	64A	R64	65	65A	B65	66	67
--	--------------------	----	----	-----	------------	----	------------	----	-----	------------	----	-----	------------	----	----

		Standa	rd Operat	ing (Condition	s (unle	ess otherwise stated)		
			ng temper	ature	-40°	C ́≤1	\leq TA \leq +125°C for extended,		
					-40°	C ≤1	$A \leq +85^{\circ}C$ for industrial and		
					0°C	≤ 1	$A \leq +70^{\circ}C$ for commercial		
		•	Operating voltage VDD range as described in DC spec Sectior and Section 22.2						
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions		
No.				†					
	Output High Voltage								
D090	I/O ports (Note 3)	Vон	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C		
D090A			VDD-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V, -40°C to +125°C		
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	V	IOH = -1.3 mA, VDD = 4.5V, -40°С to +85°С		
D092A			VDD-0.7	-	-	V	IOH = -1.0 mA, VDD = 4.5V, -40°С to +125°С		
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin		
	Capacitive Loading Specs on Out- put Pins								
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when external clock is used to drive OSC1.		
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF			
D102	SCL, SDA in I ² C mode	Cb	-	-	400	pF			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.