



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16c66-04i-sp">https://www.e-xfl.com/product-detail/microchip-technology/pic16c66-04i-sp</a>

# PIC16C6X

**TABLE 3-1: PIC16C61 PINOUT DESCRIPTION**


Pin Name	DIP Pin#	SOIC Pin#	Pin Type	Buffer Type	Description
OSC1/CLKIN	16	16	I	ST/CMOS <sup>(1)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	15	15	O	—	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	4	4	I/P	ST	Master clear reset input or programming voltage input. This pin is an active low reset to the device.
RA0	17	17	I/O	TTL	PORTA is a bi-directional I/O port.  RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.
RA1	18	18	I/O	TTL	
RA2	1	1	I/O	TTL	
RA3	2	2	I/O	TTL	
RA4/T0CKI	3	3	I/O	ST	
RB0/INT	6	6	I/O	TTL/ST <sup>(2)</sup>	PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs. RB0 can also be the external interrupt pin.  Interrupt on change pin. Interrupt on change pin. Interrupt on change pin. Serial programming clock. Interrupt on change pin. Serial programming data.
RB1	7	7	I/O	TTL	
RB2	8	8	I/O	TTL	
RB3	9	9	I/O	TTL	
RB4	10	10	I/O	TTL	
RB5	11	11	I/O	TTL	
RB6	12	12	I/O	TTL/ST <sup>(3)</sup>	
RB7	13	13	I/O	TTL/ST <sup>(3)</sup>	
VSS	5	5	P	—	Ground reference for logic and I/O pins.
VDD	14	14	P	—	Positive supply for logic and I/O pins.

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input


Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
 2: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 3: This buffer is a Schmitt Trigger input when used in serial programming mode.

# PIC16C6X

**FIGURE 5-4: BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR PIC16C62A/63/R63/64A/65A/R65/66/67**



**FIGURE 5-5: BLOCK DIAGRAM OF THE RB3:RB0 PINS**



**TABLE 5-3: PORTB FUNCTIONS**

Name	Bit#	Buffer Type	Function
RB0/INT	bit0	TTL/ST <sup>(1)</sup>	Input/output pin or external interrupt input. Internal software programmable weak pull-up.
RB1	bit1	TTL	Input/output pin. Internal software programmable weak pull-up.
RB2	bit2	TTL	Input/output pin. Internal software programmable weak pull-up.
RB3	bit3	TTL	Input/output pin. Internal software programmable weak pull-up.
RB4	bit4	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB5	bit5	TTL	Input/output pin (with interrupt on change). Internal software programmable weak pull-up.
RB6	bit6	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock.
RB7	bit7	TTL/ST <sup>(2)</sup>	Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

**TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
06h, 106h	PORTB	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx xxxx	uuuu uuuuu
86h, 186h	TRISB	PORTB Data Direction Register								1111 1111	1111 1111
81h, 181h	OPTION	RBPUR	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0	1111 1111	1111 1111

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

# PIC16C6X

**TABLE 5-6: PORTC FUNCTIONS FOR PIC16C62A/R62/64A/R64**

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input
RC1/T1OSI	bit1	ST	Input/output port pin or Timer1 oscillator input
RC2/CCP1	bit2	ST	Input/output port pin or Capture input/Compare output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

**TABLE 5-7: PORTC FUNCTIONS FOR PIC16C63/R63/65/65A/R65/66/67**

Name	Bit#	Buffer Type	Function
RC0/T1OSO/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator output or Timer1 clock input
RC1/T1OSI/CCP2	bit1	ST	Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6/TX/CK	bit6	ST	Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock
RC7/RX/DT	bit7	ST	Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data

Legend: ST = Schmitt Trigger input

**TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC**

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets
07h	PORTC	RC7	RC6	RC5	RC4	RC3	RC2	RC1	RC0	xxxx xxxx	uuuu uuuu
87h	TRISC	PORTC Data Direction Register								1111 1111	1111 1111

Legend: x = unknown, u = unchanged.

## 7.2 Using Timer0 with External Clock

### Applicable Devices

61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67
----	----	-----	-----	----	-----	----	-----	-----	----	-----	-----	----	----

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

### 7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of T0CKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for T0CKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for T0CKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on T0CKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

### 7.2.2 TIMER0 INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.

**FIGURE 7-5: TIMER0 TIMING WITH EXTERNAL CLOCK**



## 9.0 TIMER2 MODULE

Applicable Devices															
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		

Timer2 is an 8-bit timer with a prescaler and a postscaler. It is especially suitable as PWM time-base for PWM mode of CCP module(s). TMR2 is a readable and writable register, and is cleared on any device reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

The match output of the TMR2 register goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling, inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF (PIR1<1>)).

The Timer2 module can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 9-2 shows the Timer2 control register. T2CON is cleared upon reset which initializes Timer2 as shut off with the prescaler and postscaler at a 1:1 value.

## 9.1 Timer2 Prescaler and Postscaler

Applicable Devices															
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- a write to the T2CON register
- any device reset (POR, BOR, MCLR Reset, or WDT Reset).

TMR2 is not cleared when T2CON is written.

## 9.2 Output of TMR2

Applicable Devices															
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

FIGURE 9-1: TIMER2 BLOCK DIAGRAM




FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0
bit7							bit0

bit 7: **Unimplemented:** Read as '0'

bit 6-3: **TOUTPS3:TOUTPS0:** Timer2 Output Postscale Select bits  
0000 = 1:1 postscale  
0001 = 1:2 postscale  
•  
•  
1111 = 1:16 postscale

bit 2: **TMR2ON:** Timer2 On bit  
1 = Timer2 is on  
0 = Timer2 is off

bit 1-0: **T2CKPS1:T2CKPS0:** Timer2 Clock Prescale Select bits  
00 = 1:1 prescale  
01 = 1:4 prescale  
1x = 1:16 prescale

R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as '0'  
- n = Value at POR reset



# PIC16C6X

## 13.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if edge select bit INTEDG (OPTION<6>) is set, or falling, if bit INTEDG is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP, if enable bit INTE was set prior to going into SLEEP. The status of global enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 13.8 for details on SLEEP mode.

## 13.5.2 TMR0 INTERRUPT


An overflow (FFh → 00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 7.0).

## 13.5.3 PORTB INTERRUPT ON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 5.2).

**Note:** For the PIC16C61/62/64/65, if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then flag bit RBIF may not get set.

**FIGURE 13-19: INT PIN INTERRUPT TIMING**





## 14.1 Instruction Descriptions

### ADDLW Add Literal and W

Syntax:	[ <i>label</i> ] ADDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$(W) + k \rightarrow (W)$			
Status Affected:	C, DC, Z			
Encoding:	11	111x	kkkk	kkkk
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process data	Write to W

Example

```
ADDLW    0x15

Before Instruction
W    =    0x10
After Instruction
W    =    0x25
```

### ADDWF Add W and f

Syntax:	[ <i>label</i> ] ADDWF f,d			
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$			
Operation:	$(W) + (f) \rightarrow (\text{destination})$			
Status Affected:	C, DC, Z			
Encoding:	00	0111	dfff	ffff
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination

Example

```
ADDWF    FSR, 0

Before Instruction
W    =    0x17
FSR =    0xC2
After Instruction
W    =    0xD9
FSR =    0xC2
```

### ANDLW AND Literal with W

Syntax:	[ <i>label</i> ] ANDLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$(W) .\text{AND}. (k) \rightarrow (W)$			
Status Affected:	Z			
Encoding:	11	1001	kkkk	kkkk
Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal "k"	Process data	Write to W

Example

```
ANDLW    0x5F

Before Instruction
W    =    0xA3
After Instruction
W    =    0x03
```

### ANDWF AND W with f

Syntax:	[ <i>label</i> ] ANDWF f,d			
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$			
Operation:	$(W) .\text{AND}. (f) \rightarrow (\text{destination})$			
Status Affected:	Z			
Encoding:	00	0101	dfff	ffff
Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination

Example

```
ANDWF    FSR, 1

Before Instruction
W    =    0x17
FSR =    0xC2
After Instruction
W    =    0x17
FSR =    0x02
```

# PIC16C6X

**GOTO**

**Unconditional Branch**

Syntax: [label] GOTO k

Operands: 0 ≤ k ≤ 2047

Operation: k → PC<10:0>  
PCLATH<4:3> → PC<12:11>

Status Affected: None

Encoding:

10	1kkk	kkkk	kkkk
----	------	------	------

Description: GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

	Q1	Q2	Q3	Q4
1st Cycle	Decode	Read literal 'k'	Process data	Write to PC
2nd Cycle	No-Operation	No-Operation	No-Operation	No-Operation

Example

GOTO THERE

After Instruction  
PC = Address THERE

**INCF**

**Increment f**

Syntax: [label] INCF f,d

Operands: 0 ≤ f ≤ 127  
d ∈ [0,1]

Operation: (f) + 1 → (destination)

Status Affected: Z

Encoding:

00	1010	dfff	ffff
----	------	------	------

Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination

Example

INCF CNT, 1

Before Instruction  
CNT = 0xFF  
Z = 0

After Instruction  
CNT = 0x00  
Z = 1

# PIC16C6X

## IORWF Inclusive OR W with f

Syntax:	[ <i>label</i> ] IORWF f,d							
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$							
Operation:	(W) .OR. (f) $\rightarrow$ (destination)							
Status Affected:	Z							
Encoding:	<table border="1"><tr><td>00</td><td>0100</td><td>dfff</td><td>ffff</td></tr></table>				00	0100	dfff	ffff
00	0100	dfff	ffff					
Description:	Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	Write to destination				

Example IORWF RESULT, 0

Before Instruction

RESULT = 0x13  
W = 0x91

After Instruction

RESULT = 0x13  
W = 0x93  
Z = 1

## MOVF Move f

Syntax:	[ <i>label</i> ] MOVF f,d			
Operands:	$0 \leq f \leq 127$ $d \in [0,1]$			
Operation:	(f) $\rightarrow$ (destination)			
Status Affected:	Z			
Encoding:	00	1000	dfff	ffff
Description:	The contents of register f is moved to a destination dependant upon the status of d. If d = 0, destination is W register. If d = 1, the destination is file register f itself. d = 1 is useful to test a file register since status flag Z is affected.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write to destination

Example MOVF FSR, 0

After Instruction

W = value in FSR register  
Z = 1

## MOVLW Move Literal to W

Syntax:	[ <i>label</i> ] MOVLW k			
Operands:	$0 \leq k \leq 255$			
Operation:	$k \rightarrow (W)$			
Status Affected:	None			
Encoding:	11	00xx	kkkk	kkkk
Description:	The eight bit literal 'k' is loaded into W register. The don't cares will assemble as 0's.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read literal 'k'	Process data	Write to W

Example

MOVLW 0x5A

After Instruction

W = 0x5A

## MOVWF Move W to f

Syntax:	[ <i>label</i> ] MOVWF f			
Operands:	$0 \leq f \leq 127$			
Operation:	(W) $\rightarrow$ (f)			
Status Affected:	None			
Encoding:	00	0000	1fff	ffff
Description:	Move data from W register to register 'f'.			
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write register 'f'

Example

MOVWF OPTION\_REG

Before Instruction

OPTION = 0xFF  
W = 0x4F


After Instruction

OPTION = 0x4F  
W = 0x4F

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**FIGURE 17-5: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS**



**TABLE 17-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS**

Param No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	$0.5T_{CY} + 20$	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	$0.5T_{CY} + 20$	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
42*	Tt0P	T0CKI Period	No Prescaler	$T_{CY} + 40$	—	—	ns	
			With Prescaler	Greater of: $20$ or $T_{CY} + 40$ N	—	—	ns	N = prescale value (2, 4, ..., 256)
45*	Tt1H	T1CKI High Time	Synchronous, Prescaler = 1	$0.5T_{CY} + 20$	—	—	ns	Must also meet parameter 47
		Synchronous, Prescaler = 2, 4, 8	PIC16C6X	15	—	—	ns	
			PIC16LC6X	25	—	—	ns	
		Asynchronous	PIC16C6X	30	—	—	ns	
			PIC16LC6X	50	—	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, Prescaler = 1	$0.5T_{CY} + 20$	—	—	ns	Must also meet parameter 47
		Synchronous, Prescaler = 2, 4, 8	PIC16C6X	15	—	—	ns	
			PIC16LC6X	25	—	—	ns	
		Asynchronous	PIC16C6X	30	—	—	ns	
			PIC16LC6X	50	—	—	ns	
47*	Tt1P	T1CKI input period	Synchronous	Greater of: 30 OR $T_{CY} + 40$ N	—	—	ns	N = prescale value (1, 2, 4, 8)
			PIC16LC6X	Greater of: 50 OR $T_{CY} + 40$ N	—	—	ns	N = prescale value (1, 2, 4, 8)
		Asynchronous	PIC16C6X	60	—	—	ns	
			PIC16LC6X	100	—	—	ns	
	Ft1	Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)		DC	—	200	kHz	
48	TCKEZtmr1	Delay from external clock edge to timer increment		$2T_{osc}$	—	$7T_{osc}$	—	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

---

Applicable Devices	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67
--------------------	----	----	-----	-----	----	-----	----	-----	-----	----	-----	-----	----	----

NOTES:

## 18.5 Timing Diagrams and Specifications

FIGURE 18-2: EXTERNAL CLOCK TIMING





TABLE 18-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
	Fosc	<b>External CLKIN Frequency (Note 1)</b>	DC	—	4	MHz	XT and RC osc mode
			DC	—	4	MHz	HS osc mode (-04)
			DC	—	10	MHz	HS osc mode (-10)
			DC	—	20	MHz	HS osc mode (-20)
			DC	—	200	kHz	LP osc mode
		<b>Oscillator Frequency (Note 1)</b>	DC	—	4	MHz	RC osc mode
			0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
			5	—	—	μs	LP osc mode
1	Tosc	<b>External CLKIN Period (Note 1)</b>	250	—	—	ns	XT and RC osc mode
			250	—	—	ns	HS osc mode (-04)
			100	—	—	ns	HS osc mode (-10)
			50	—	—	ns	HS osc mode (-20)
			5	—	—	μs	LP osc mode
		<b>Oscillator Period (Note 1)</b>	250	—	—	ns	RC osc mode
			250	—	10,000	ns	XT osc mode
			250	—	250	ns	HS osc mode (-04)
			100	—	250	ns	HS osc mode (-10)
			50	—	250	ns	HS osc mode (-20)
2	Tcy	<b>Instruction Cycle Time (Note 1)</b>	200	Tcy	DC	ns	Tcy = 4/Fosc
			200	—	—	ns	XT oscillator
3	TosL, TosH	<b>External Clock in (OSC1) High or Low Time</b>	2.5	—	—	μs	LP oscillator
			15	—	—	ns	HS oscillator
4	TosR, TosF	<b>External Clock in (OSC1) Rise or Fall Time</b>	—	—	25	ns	XT oscillator
			—	—	50	ns	LP oscillator
			—	—	15	ns	HS oscillator

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (Tcy) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

**FIGURE 20-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)**



**TABLE 20-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)**

Parameter No.	Sym	Characteristic		Min	Typ†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2 input low time	No Prescaler	$0.5T_{CY} + 20$	—	—	ns	
			With Prescaler	PIC16C63/65A	10	—	ns	
				PIC16LC63/65A	20	—	ns	
51*	TccH	CCP1 and CCP2 input high time	No Prescaler	$0.5T_{CY} + 20$	—	—	ns	
			With Prescaler	PIC16C63/65A	10	—	ns	
				PIC16LC63/65A	20	—	ns	
52*	TccP	CCP1 and CCP2 input period		$\frac{3T_{CY} + 40}{N}$	—	—	ns	N = prescale value (1, 4, or 16)
53*	TccR	CCP1 and CCP2 output rise time	PIC16C63/65A	—	10	25	ns	
			PIC16LC63/65A	—	25	45	ns	
54*	TccF	CCP1 and CCP2 output fall time	PIC16C63/65A	—	10	25	ns	
			PIC16LC63/65A	—	25	45	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

Applicable Devices	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67
--------------------	----	----	-----	-----	----	-----	----	-----	-----	----	-----	-----	----	----

## 22.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS
2. TppS
3. TCC:ST (I<sup>2</sup>C specifications only)
4. Ts (I<sup>2</sup>C specifications only)

T		T	
F	Frequency	T	Time

Lowercase letters (pp) and their meanings:

<b>pp</b>		osc	OSC1
cc	CCP1	rd	$\overline{RD}$
ck	CLKOUT	rw	$\overline{RD}$ or $\overline{WR}$
cs	$\overline{CS}$	sc	SCK
di	SDI	ss	$\overline{SS}$
do	SDO	t0	T0CKI
dt	Data in	t1	T1CKI
io	I/O port	wr	$\overline{WR}$
mc	$\overline{MCLR}$		


Uppercase letters and their meanings:

<b>S</b>		P	Period
F	Fall	R	Rise
H	High	V	Valid
I	Invalid (Hi-impedance)	Z	Hi-impedance
L	Low		
<b>I<sup>2</sup>C only</b>		High	High
AA	output access	Low	Low
BUF	Bus free		

TCC:ST (I<sup>2</sup>C specifications only)

<b>CC</b>		SU	Setup
HD	Hold		
<b>ST</b>		STO	STOP condition
DAT	DATA input hold		
STA	START condition		

FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS






# PIC16C6X

## 24.8 40-Lead Ceramic Cerdip Dual In-line with Window (600 mil) (JW)

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at <http://www.microchip.com/packaging>



Package Group: Ceramic Cerdip Dual In-Line (CDP)						
Symbol	Millimeters			Inches		
	Min	Max	Notes	Min	Max	Notes
$\alpha$	0°	10°		0°	10°	
A	4.318	5.715		0.170	0.225	
A1	0.381	1.778		0.015	0.070	
A2	3.810	4.699		0.150	0.185	
A3	3.810	4.445		0.150	0.175	
B	0.355	0.585		0.014	0.023	
B1	1.270	1.651	Typical	0.050	0.065	Typical
C	0.203	0.381	Typical	0.008	0.015	Typical
D	51.435	52.705		2.025	2.075	
D1	48.260	48.260	Reference	1.900	1.900	Reference
E	15.240	15.875		0.600	0.625	
E1	12.954	15.240		0.510	0.600	
e1	2.540	2.540	Reference	0.100	0.100	Reference
eA	14.986	16.002	Typical	0.590	0.630	Typical
eB	15.240	18.034		0.600	0.710	
L	3.175	3.810		0.125	0.150	
N	40	40		40	40	
S	1.016	2.286		0.040	0.090	
S1	0.381	1.778		0.015	0.070	

## APPENDIX F: PIC16/17 MICROCONTROLLERS

### F.1 PIC12CXXX Family of Devices

		PIC12C508	PIC12C509	PIC12C671	PIC12C672
<b>Clock</b>	Maximum Frequency of Operation (MHz)	4	4	4	4
<b>Memory</b>	EPROM Program Memory	512 x 12	1024 x 12	1024 x 14	2048 x 14
	Data Memory (bytes)	25	41	128	128
<b>Peripherals</b>	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
	A/D Converter (8-bit) Channels	—	—	4	4
<b>Features</b>	Wake-up from SLEEP on pin change	Yes	Yes	Yes	Yes
	I/O Pins	5	5	5	5
	Input Pins	1	1	1	1
	Internal Pull-ups	Yes	Yes	Yes	Yes
	Voltage Range (Volts)	2.5-5.5	2.5-5.5	2.5-5.5	2.5-5.5
	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Number of Instructions	33	33	35	35
	Packages	8-pin DIP, SOIC	8-pin DIP, SOIC	8-pin DIP, SOIC	8-pin DIP, SOIC

All PIC12C5XX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC12C5XX devices use serial programming with data pin GP1 and clock pin GP0.

### F.2 PIC14C000 Family of Devices

		PIC14C000
<b>Clock</b>	Maximum Frequency of Operation (MHz)	20
<b>Memory</b>	EPROM Program Memory (x14 words)	4K
	Data Memory (bytes)	192
	Timer Module(s)	TMR0 ADTMR
<b>Peripherals</b>	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	I <sup>2</sup> C with SMBus Support
<b>Features</b>	Slope A/D Converter Channels	8 External; 6 Internal
	Interrupt Sources	11
	I/O Pins	22
	Voltage Range (Volts)	2.7-6.0
	In-Circuit Serial Programming	Yes
	Additional On-chip Features	Internal 4MHz Oscillator, Bandgap Reference, Temperature Sensor, Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE, Comparators with Programmable References (2)
	Packages	28-pin DIP (.300 mil), SOIC, SSOP

# PIC16C6X

## F.10 PIC17CXXX Family of Devices

		PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44
Clock	Maximum Frequency of Operation (MHz)	33	33	33	33	33
	EPROM Program Memory (words)	2K	—	4K	—	8K
Memory	ROM Program Memory (words)	—	2K	—	4K	—
	RAM Data Memory (bytes)	232	232	454	454	454
Peripherals	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	2	2	2	2	2
	Serial Port(s) (USART)	Yes	Yes	Yes	Yes	Yes
Features	Hardware Multiply	Yes	Yes	Yes	Yes	Yes
	External Interrupts	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	11	11	11	11	11
	I/O Pins	33	33	33	33	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	Number of Instructions	58	58	58	58	58
	Packages	40-pin DIP; 44-pin PLCC, MQFP, TQFP	40-pin DIP; 44-pin PLCC, MQFP, TQFP	40-pin DIP; 44-pin PLCC, MQFP, TQFP	40-pin DIP; 44-pin PLCC, MQFP, TQFP	40-pin DIP; 44-pin PLCC, MQFP, TQFP

		PIC17C752	PIC17C756
Clock	Maximum Frequency of Operation (MHz)	33	33
	EPROM Program Memory (words)	8K	16K
Memory	ROM Program Memory (words)	—	—
	RAM Data Memory (bytes)	454	902
Peripherals	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	4/3	4/3
	Serial Port(s) (USART)	2	2
Features	Hardware Multiply	Yes	Yes
	External Interrupts	Yes	Yes
	Interrupt Sources	18	18
	I/O Pins	50	50
	Voltage Range (Volts)	3.0-6.0	3.0-6.0
	Number of Instructions	58	58
	Packages	64-pin DIP; 68-pin LCC, 68-pin TQFP	64-pin DIP; 68-pin LCC, 68-pin TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Transfer Acknowledge .....	96
Transmission .....	102
ID Locations .....	142
IDLE_MODE .....	104
In-circuit Serial Programming .....	142
INDF .....	24, 26, 28, 30, 32, 34
Indirect Addressing .....	49
Instruction Cycle .....	18
Instruction Flow/Pipelining .....	18
Instruction Format .....	143
Instruction Set	
ADDLW .....	145
ADDWF .....	145
ANDLW .....	145
ANDWF .....	145
BCF .....	146
BSF .....	146
BTFSF .....	146
BTFSF .....	147
CALL .....	147
CLRF .....	148
CLRWF .....	148
CLRWD .....	148
COMF .....	149
DECF .....	149
DECFSZ .....	149
GOTO .....	150
INCF .....	150
INCFSZ .....	151
IORLW .....	151
IORWF .....	152
MOVF .....	152
MOVLW .....	152
MOVWF .....	152
NOP .....	153
OPTION .....	153
RETFIE .....	153
RETLW .....	154
RETURN .....	154
RLF .....	155
RRF .....	155
SLEEP .....	156
SUBLW .....	156
SUBWF .....	157
SWAPF .....	157
TRIS .....	157
XORLW .....	158
XORWF .....	158
Section .....	143
Summary Table .....	144
INTCON .....	24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
INTE .....	37
INTEDG .....	36
Interrupt Edge Select bit, INTEDG .....	36
Interrupt on Change Feature .....	53
Interrupts	
Section .....	136
CCP .....	78
CCP1 .....	38
CCP1 Flag bit .....	41
CCP2 Enable bit .....	45
CCP2 Flag bit .....	46
Context Saving .....	139
Parallel Slave Port Flag bit .....	43
Parallel Slave Port Read/Write Enable bit .....	39
Port RB .....	53
RB0/INT .....	54, 138

RB0/INT Timing Diagram .....	138
Receive Flag bit .....	42
Timer0 .....	65
Timer0, Timing .....	66
Timing Diagram, Wake-up from SLEEP .....	142
TMR0 .....	138
USART Receive Enable bit .....	39
USART Transmit Enable bit .....	39
USART Transmit Flag bit .....	42
Wake-up .....	141
Wake-up from SLEEP .....	141
INTF .....	37
IRP .....	35

## L

Loading the Program Counter .....	48
-----------------------------------	----

## M

MPASM Assembler .....	159, 160
MPLAB-C .....	161
MPSIM Software Simulator .....	159, 161

## O

OERR .....	106
One-Time-Programmable Devices .....	7
OPCODE .....	143
Open-Drain .....	51
OPTION .....	25, 27, 29, 31, 33, 34
Oscillator Start-up Timer (OST) .....	123, 129
Oscillators	
Block Diagram, External Parallel Resonant Crystal ..	127
Capacitor Selection .....	73
Configuration .....	125
External Crystal Circuit .....	127
HS .....	125, 130
LP .....	125, 130
RC, Block Diagram .....	127
RC, Section .....	127
XT .....	125
Overrun Error bit, OERR .....	106

## P

P .....	84, 89
Packaging Information .....	291
Parallel Slave Port	
PORTD .....	57
Section .....	61
Parallel Slave Port Interrupt Flag bit, PSPIF .....	43
Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE ..	39
PCL .....	24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
PCLATH .....	24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48
PCON .....	25, 27, 29, 31, 33, 34, 130
PD .....	35, 131
PEIE .....	37
Peripheral Interrupt Enable bit, PEIE .....	37
PICDEM-1 Low-Cost PIC16/17 Demo Board .....	159, 160
PICDEM-2 Low-Cost PIC16CXX Demo Board .....	159, 160
PICDEM-3 Low-Cost PIC16C9XXX Demo Board .....	160
PICMASTER In-Circuit Emulator .....	159
PICSTART Low-Cost Development System .....	159
PIE1 .....	25, 27, 29, 31, 33, 34
PIE2 .....	25, 27, 29, 31, 33, 34
Pin Compatible Devices .....	315
Pin Functions	
MCLR/VPP .....	16

Overview .....	63	Watchdog Timer .....	207
Prescaler .....	72	PIC16C63 .....	
Read/Write in Asynchronous Counter Mode .....	73	Brown-out Reset .....	239
Section .....	71	Capture/Compare/PWM .....	241
Synchronizing with External Clock .....	72	CLKOUT and I/O .....	238
Timer Mode .....	72	External Clock .....	237
TMR1 Register Pair .....	71	I <sup>2</sup> C Bus Data .....	245
Timer2 .....		I <sup>2</sup> C Bus Start/Stop Bits .....	244
Block Diagram .....	75	Oscillator Start-up Timer .....	239
Overview .....	63	Power-up Timer .....	239
Postscaler .....	75	Reset .....	239
Prescaler .....	75	SPI Mode .....	243
Timer0 Clock Synchronization, Delay .....	67	Timer0 .....	240
Timer0 Interrupt .....	138	Timer1 .....	240
Timer1 Clock Source Select bit, TMR1CS .....	71	USART Synchronous Receive (Master/Slave) .....	246
Timer1 External Clock Input Synchronization		Watchdog Timer .....	239
Control bit, T1SYNC .....	71	PIC16C64 .....	
Timer1 Input Clock Prescale Select bits .....	71	Capture/Compare/PWM .....	193
Timer1 Mode Selection .....	78	CLKOUT and I/O .....	190
Timer1 On bit, TMR1ON .....	71	External Clock .....	189
Timer1 Oscillator Enable Control bit, T1OSCEN .....	71	I <sup>2</sup> C Bus Data .....	197
Timer2 Clock Prescale Select bits,		I <sup>2</sup> C Bus Start/Stop Bits .....	196
T2CKPS1:T2CKPS0 .....	75	Oscillator Start-up Timer .....	191
Timer2 Module .....	75	Parallel Slave Port .....	194
Timer2 On bit, TMR2ON .....	75	Power-up Timer .....	191
Timer2 Output Postscale Select bits,		Reset .....	191
TOUTPS3:TOUTPS0 .....	75	SPI Mode .....	195
Timing Diagrams .....		Timer0 .....	192
Brown-out Reset .....	129	Timer1 .....	192
I <sup>2</sup> C Clock Synchronization .....	98	Watchdog Timer .....	191
I <sup>2</sup> C Data Transfer Wait State .....	96	PIC16C64A .....	
I <sup>2</sup> C Multi-Master Arbitration .....	98	Brown-out Reset .....	207
I <sup>2</sup> C Reception (7-bit Address) .....	101	Capture/Compare/PWM .....	209
PIC16C61 .....		CLKOUT and I/O .....	206
CLKOUT and I/O .....	170	External Clock .....	205
External Clock .....	169	I <sup>2</sup> C Bus Data .....	213
Oscillator Start-up Timer .....	171	I <sup>2</sup> C Bus Start/Stop Bits .....	212
Power-up Timer .....	171	Oscillator Start-up Timer .....	207
Reset .....	171	Parallel Slave Port .....	210
Timer0 .....	172	Power-up Timer .....	207
Watchdog Timer .....	171	Reset .....	207
PIC16C62 .....		SPI Mode .....	211
Capture/Compare/PWM .....	193	Timer0 .....	208
CLKOUT and I/O .....	190	Timer1 .....	208
External Clock .....	189	Watchdog Timer .....	207
I <sup>2</sup> C Bus Data .....	197	PIC16C65 .....	
I <sup>2</sup> C Bus Start/Stop Bits .....	196	Capture/Compare/PWM .....	225
Oscillator Start-up Timer .....	191	CLKOUT and I/O .....	222
Power-up Timer .....	191	External Clock .....	221
Reset .....	191	I <sup>2</sup> C Bus Data .....	229
SPI Mode .....	195	I <sup>2</sup> C Bus Start/Stop Bits .....	228
Timer0 .....	192	Oscillator Start-up Timer .....	223
Timer1 .....	192	Parallel Slave Port .....	226
Watchdog Timer .....	191	Reset .....	223
PIC16C62A .....		SPI Mode .....	227
Brown-out Reset .....	207	Timer0 .....	224
Capture/Compare/PWM .....	209	Timer1 .....	224
CLKOUT and I/O .....	206	USART Synchronous Receive (Master/Slave) .....	230
External Clock .....	205	Watchdog Timer .....	223
I <sup>2</sup> C Bus Data .....	213	PIC16C65A .....	
I <sup>2</sup> C Bus Start/Stop Bits .....	212	Brown-out Reset .....	239
Oscillator Start-up Timer .....	207	Capture/Compare/PWM .....	241
Power-up Timer .....	207	CLKOUT and I/O .....	238
Reset .....	207	External Clock .....	237
SPI Mode .....	211	I <sup>2</sup> C Bus Data .....	245
Timer0 .....	208		
Timer1 .....	208		