



Welcome to **E-XFL.COM** 

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

| Details                    |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 4MHz  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                     |
| Number of I/O              | 22  |
| Program Memory Size        | 14KB (8K x 14)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 368 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V   |
| Data Converters            | -   |
| Oscillator Type            | External  |
| Operating Temperature      | -40°C ~ 85°C (TA)   |
| Mounting Type              | Through Hole  |
| Package / Case             | 28-DIP (0.300", 7.62mm)   |
| Supplier Device Package    | 28-SPDIP  |
| Purchase URL               | https://www.e-xfl.com/product-detail/microchip-technology/pic16c66-04i-sp |

**PIC16C61 PINOUT DESCRIPTION TABLE 3-1:** 

| Pin Name    | DIP<br>Pin# | SOIC<br>Pin# | Pin Type | Buffer<br>Type         | Description  |  |
|-------------|-------------|--------------|----------|------------------------|--|--|
| OSC1/CLKIN  | 16          | 16           | I        | ST/CMOS <sup>(1)</sup> | Oscillator crystal input/external clock source input.  |  |
| OSC2/CLKOUT | 15          | 15           | 0        | _                      | Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate |  |
| MCLR/VPP    | 4           | 4            | I/P      | ST                     | Master clear reset input or programming voltage input. This pin is an active low reset to the device.  |  |
|             |             |              |          |                        | PORTA is a bi-directional I/O port.  |  |
| RA0         | 17          | 17           | I/O      | TTL                    |  |  |
| RA1         | 18          | 18           | I/O      | TTL                    |  |  |
| RA2         | 1           | 1            | I/O      | TTL                    |  |  |
| RA3         | 2           | 2            | I/O      | TTL                    |  |  |
| RA4/T0CKI   | 3           | 3            | I/O      | ST                     | RA4 can also be the clock input to the Timer0 timer/counter.<br>Output is open drain type.   |  |
|             |             |              |          |                        | PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.  |  |
| RB0/INT     | 6           | 6            | I/O      | TTL/ST <sup>(2)</sup>  | RB0 can also be the external interrupt pin.  |  |
| RB1         | 7           | 7            | I/O      | TTL                    |  |  |
| RB2         | 8           | 8            | I/O      | TTL                    |  |  |
| RB3         | 9           | 9            | I/O      | TTL                    |  |  |
| RB4         | 10          | 10           | I/O      | TTL                    | Interrupt on change pin.   |  |
| RB5         | 11          | 11           | I/O      | TTL                    | Interrupt on change pin.   |  |
| RB6         | 12          | 12           | I/O      | TTL/ST(3)              | Interrupt on change pin. Serial programming clock.   |  |
| RB7         | 13          | 13           | I/O      | TTL/ST(3)              | Interrupt on change pin. Serial programming data.  |  |
| Vss         | 5           | 5            | Р        | _                      | Ground reference for logic and I/O pins.   |  |
| VDD         | 14          | 14           | Р        | _                      | Positive supply for logic and I/O pins.  |  |

Legend: I = input O = output

Note 1: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
2: This buffer is a Schmitt Trigger input when configured as the external interrupt.


<sup>- =</sup> Not used

I/O = input/output TTL = TTL input

P = power ST = Schmitt Trigger input

<sup>3:</sup> This buffer is a Schmitt Trigger input when used in serial programming mode.

FIGURE 5-4: BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR PIC16C62A/63/R63/64A/65A/



# FIGURE 5-5: BLOCK DIAGRAM OF THE RB3:RB0 PINS




TABLE 5-3: PORTB FUNCTIONS

| Name    | Bit# | Buffer Type           | Function  |
|---------|------|-----------------------|---|
| RB0/INT | bit0 | TTL/ST <sup>(1)</sup> | Input/output pin or external interrupt input. Internal software programmable weak pull-up.                          |
| RB1     | bit1 | TTL                   | Input/output pin. Internal software programmable weak pull-up.  |
| RB2     | bit2 | TTL                   | Input/output pin. Internal software programmable weak pull-up.  |
| RB3     | bit3 | TTL                   | Input/output pin. Internal software programmable weak pull-up.  |
| RB4     | bit4 | TTL                   | Input/output pin (with interrupt on change). Internal software programmable weak pull-up.                           |
| RB5     | bit5 | TTL                   | Input/output pin (with interrupt on change). Internal software programmable weak pull-up.                           |
| RB6     | bit6 | TTL/ST <sup>(2)</sup> | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming clock. |
| RB7     | bit7 | TTL/ST <sup>(2)</sup> | Input/output pin (with interrupt on change). Internal software programmable weak pull-up. Serial programming data.  |

Legend: TTL = TTL input, ST = Schmitt Trigger input

Note 1: This buffer is a Schmitt Trigger input when configured as the external interrupt.

2: This buffer is a Schmitt Trigger input when used in serial programming mode.

TABLE 5-4: SUMMARY OF REGISTERS ASSOCIATED WITH PORTB

| Address   | Name   | Bit 7   | Bit 6                         | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on:<br>POR,<br>BOR | Value on all other resets |
|-----------|--------|---------|-------------------------------|-------|-------|-------|-------|-------|-------|--------------------------|---------------------------|
| 06h, 106h | PORTB  | RB7     | RB6                           | RB5   | RB4   | RB3   | RB2   | RB1   | RB0   | xxxx xxxx                | uuuu uuuuu                |
| 86h, 186h | TRISB  | PORTB D | PORTB Data Direction Register |       |       |       |       |       |       |                          | 1111 1111                 |
| 81h, 181h | OPTION | RBPU    | INTEDG                        | T0CS  | T0SE  | PSA   | PS2   | PS1   | PS0   | 1111 1111                | 1111 1111                 |

Legend: x = unknown, u = unchanged. Shaded cells are not used by PORTB.

TABLE 5-6: PORTC FUNCTIONS FOR PIC16C62A/R62/64A/R64

| Name            | Bit# | Buffer Type | Function  |
|-----------------|------|-------------|---|
| RC0/T1OSO/T1CKI | bit0 | ST          | Input/output port pin or Timer1 oscillator output or Timer1 clock input               |
| RC1/T1OSI       | bit1 | ST          | Input/output port pin or Timer1 oscillator input                                      |
| RC2/CCP1        | bit2 | ST          | Input/output port pin or Capture input/Compare output/PWM1 output                     |
| RC3/SCK/SCL     | bit3 | ST          | RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes. |
| RC4/SDI/SDA     | bit4 | ST          | RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).       |
| RC5/SDO         | bit5 | ST          | Input/output port pin or synchronous serial port data output                          |
| RC6             | bit6 | ST          | Input/output port pin   |
| RC7             | bit7 | ST          | Input/output port pin   |

Legend: ST = Schmitt Trigger input

TABLE 5-7: PORTC FUNCTIONS FOR PIC16C63/R63/65/65A/R65/66/67

| Name            | Bit# | Buffer Type | Function   |
|-----------------|------|-------------|--|
| RC0/T1OSO/T1CKI | bit0 | ST          | Input/output port pin or Timer1 oscillator output or Timer1 clock input                        |
| RC1/T1OSI/CCP2  | bit1 |             | Input/output port pin or Timer1 oscillator input or Capture2 input/Compare2 output/PWM2 output |
| RC2/CCP1        | bit2 | ST          | Input/output port pin or Capture1 input/Compare1 output/PWM1 output                            |
| RC3/SCK/SCL     | bit3 | ST          | RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.          |
| RC4/SDI/SDA     | bit4 | ST          | RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).                |
| RC5/SDO         | bit5 | ST          | Input/output port pin or synchronous serial port data output                                   |
| RC6/TX/CK       | bit6 |             | Input/output port pin or USART Asynchronous Transmit, or USART Synchronous Clock               |
| RC7/RX/DT       | bit7 | ST          | Input/output port pin or USART Asynchronous Receive, or USART Synchronous Data                 |

Legend: ST = Schmitt Trigger input

TABLE 5-8: SUMMARY OF REGISTERS ASSOCIATED WITH PORTC

| Address | Name                                   | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on:<br>POR,<br>BOR | Value on all other resets |
|---------|--|-------|-------|-------|-------|-------|-------|-------|-------|--------------------------|---------------------------|
| 07h     | PORTC                                  | RC7   | RC6   | RC5   | RC4   | RC3   | RC2   | RC1   | RC0   | xxxx xxxx                | uuuu uuuu                 |
| 87h     | 7h TRISC PORTC Data Direction Register |       |       |       |       |       |       |       |       | 1111 1111                | 1111 1111                 |

Legend: x = unknown, u = unchanged.

## 7.2 <u>Using Timer0 with External Clock</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

When an external clock input is used for Timer0, it must meet certain requirements. The requirements ensure the external clock can be synchronized with the internal phase clock (Tosc). Also, there is a delay in the actual incrementing of Timer0 after synchronization.

## 7.2.1 EXTERNAL CLOCK SYNCHRONIZATION


When no prescaler is used, the external clock input is the same as the prescaler output. The synchronization of TOCKI with the internal phase clocks is accomplished by sampling the prescaler output on the Q2 and Q4 cycles of the internal phase clocks (Figure 7-5). Therefore, it is necessary for TOCKI to be high for at least 2Tosc (and a small RC delay of 20 ns) and low for at least 2Tosc (and a small RC delay of 20 ns). Refer to the electrical specification of the desired device.

When a prescaler is used, the external clock input is divided by the asynchronous ripple-counter type prescaler so that the prescaler output is symmetrical. For the external clock to meet the sampling requirement, the ripple-counter must be taken into account. Therefore, it is necessary for TOCKI to have a period of at least 4Tosc (and a small RC delay of 40 ns) divided by the prescaler value. The only requirement on TOCKI high and low time is that they do not violate the minimum pulse width requirement of 10 ns. Refer to parameters 40, 41 and 42 in the electrical specification of the desired device.

### 7.2.2 TIMERO INCREMENT DELAY

Since the prescaler output is synchronized with the internal clocks, there is a small delay from the time the external clock edge occurs to the time the Timer0 module is actually incremented. Figure 7-5 shows the delay from the external clock edge to the timer incrementing.

FIGURE 7-5: TIMERO TIMING WITH EXTERNAL CLOCK



## 9.0 TIMER2 MODULE

## **Applicable Devices**

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a prescaler and a postscaler. It is especially suitable as PWM time-base for PWM mode of CCP module(s). TMR2 is a readable and writable register, and is cleared on any device reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

The match output of the TMR2 register goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling, inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF (PIR1<1>)).

The Timer2 module can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 9-2 shows the Timer2 control register. T2CON is cleared upon reset which initializes Timer2 as shut off with the prescaler and postscaler at a 1:1 value.

### 9.1 Timer2 Prescaler and Postscaler

## Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The prescaler and postscaler counters are cleared when any of the following occurs:

- · a write to the TMR2 register
- · a write to the T2CON register
- any device reset (POR, BOR, MCLR Reset, or WDT Reset).

TMR2 is not cleared when T2CON is written.


## 9.2 Output of TMR2

### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

## FIGURE 9-1: TIMER2 BLOCK DIAGRAM



## FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

#### U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 TOUTPS3 TOUTPS2 TOUTPS1 TOUTPS0 TMR2ON T2CKPS1 T2CKPS0 = Readable bit W = Writable bit hit7 U = Unimplemented bit, read as '0' - n = Value at POR reset bit 7: Unimplemented: Read as '0' TOUTPS3:TOUTPS0: Timer2 Output Postscale Select bits 0000 = 1:1 postscale 0001 = 1:2 postscale 1111 = 1:16 postscale bit 2: TMR2ON: Timer2 On bit 1 = Timer2 is on 0 = Timer2 is off bit 1-0: T2CKPS1:T2CKPS0: Timer2 Clock Prescale Select bits 00 = 1:1 prescale 01 = 1:4 prescale 1x = 1:16 prescale

To enable the serial port, SSP Enable bit, SSPEN (SSPCON<5>) must be set. To reset or reconfigure SPI mode, clear bit SSPEN, re-initialize the SSPCON register, and then set bit SSPEN. This configures the SDI, SDO, SCK, and  $\overline{SS}$  pins as serial port pins. For the pins to behave as the serial port function, they must have their data direction bits (in the TRISC register) appropriately programmed. That is:

- · SDI must have TRISC<4> set
- SDO must have TRISC<5> cleared
- SCK (Master mode) must have TRISC<3> cleared
- SCK (Slave mode) must have TRISC<3> set
- SS must have TRISA<5> set

Any serial port function that is not desired may be overridden by programming the corresponding data direction (TRIS) register to the opposite value. An example would be in master mode where you are only sending data (to a display driver), then both SDI and SS could be used as general purpose outputs by clearing their corresponding TRIS register bits.

Figure 11-10 shows a typical connection between two microcontrollers. The master controller (Processor 1) initiates the data transfer by sending the SCK signal. Data is shifted out of both shift registers on their programmed clock edge, and latched on the opposite edge of the clock. Both processors should be programmed to same Clock Polarity (CKP), then both controllers would send and receive data at the same time. Whether the data is meaningful (or dummy data) depends on the application firmware. This leads to three scenarios for data transmission:

- · Master sends data Slave sends dummy data
- Master sends data Slave sends data
- Master sends dummy data Slave sends data

The master can initiate the data transfer at any time because it controls the SCK. The master determines when the slave (Processor 2) is to broadcast data by the firmware protocol.

In master mode the data is transmitted/received as soon as the SSPBUF register is written to. If the SPI is only going to receive, the SCK output could be disabled (programmed as an input). The SSPSR register will continue to shift in the signal present on the SDI pin at the programmed clock rate. As each byte is received, it will be loaded into the SSPBUF register as if a normal received byte (interrupts and status bits appropriately set). This could be useful in receiver applications as a "line activity monitor" mode.

In slave mode, the data is transmitted and received as the external clock pulses appear on SCK. When the last bit is latched the interrupt flag bit SSPIF (PIR1<3>) is set.


The clock polarity is selected by appropriately programming bit CKP (SSPCON<4>). This then would give waveforms for SPI communication as shown in Figure 11-11, Figure 11-12, and Figure 11-13 where the MSB is transmitted first. In master mode, the SPI clock rate (bit rate) is user programmable to be one of the following:

- Fosc/4 (or Tcy)
- Fosc/16 (or 4 Tcy)
- Fosc/64 (or 16 Tcy)
- Timer2 output/2

This allows a maximum bit clock frequency (at 20 MHz) of 5 MHz. When in slave mode the external clock must meet the minimum high and low times.

In sleep mode, the slave can transmit and receive data and wake the device from sleep.

### FIGURE 11-10: SPI MASTER/SLAVE CONNECTION (PIC16C66/67)



#### 13.5.1 INT INTERRUPT

External interrupt on RB0/INT pin is edge triggered: either rising if edge select bit INTEDG (OPTION<6>) is set, or falling, if bit INTEDG is clear. When a valid edge appears on the RB0/INT pin, flag bit INTF (INTCON<1>) is set. This interrupt can be disabled by clearing enable bit INTE (INTCON<4>). The INTF bit must be cleared in software in the interrupt service routine before re-enabling this interrupt. The INT interrupt can wake the processor from SLEEP, if enable bit INTE was set prior to going into SLEEP. The status of global enable bit GIE decides whether or not the processor branches to the interrupt vector following wake-up. See Section 13.8 for details on SLEEP mode.

#### 13.5.2 TMR0 INTERRUPT

Note:


An overflow (FFh  $\rightarrow$  00h) in the TMR0 register will set flag bit T0IF (INTCON<2>). The interrupt can be enabled/disabled by setting/clearing enable bit T0IE (INTCON<5>) (Section 7.0).

#### 13.5.3 PORTB INTERRUPT ON CHANGE

An input change on PORTB<7:4> sets flag bit RBIF (INTCON<0>). The interrupt can be enabled/disabled by setting/clearing enable bit RBIE (INTCON<4>) (Section 5.2).

For the PIC16C61/62/64/65, if a change on the I/O pin should occur when the read operation is being executed (start of the Q2 cycle), then flag bit RBIF may not get set.

### FIGURE 13-19: INT PIN INTERRUPT TIMING



Note 1: INTF flag is sampled here (every Q1).

- 2: Interrupt latency = 3TCY for synchronous interrupt and 3-4TCY for asynchronous interrupt. Latency is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
- 3: CLKOUT is available only in RC oscillator mode.
- 4: For minimum width spec of INT pulse, refer to AC specs.
- 5: INTF can to be set anytime during the Q4-Q1 cycles.

# 14.1 <u>Instruction Descriptions</u>

| ADDLW             | Add Literal and W   | ANDLW             | AND Literal with W  |  |  |
|-------------------|---|-------------------|---|--|--|
| Syntax:           | [ <i>label</i> ] ADDLW k  | Syntax:           | [label] ANDLW k   |  |  |
| Operands:         | $0 \leq k \leq 255$   | Operands:         | $0 \leq k \leq 255$   |  |  |
| Operation:        | $(W) + k \rightarrow (W)$   | Operation:        | (W) .AND. (k) $\rightarrow$ (W)   |  |  |
| Status Affected:  | C, DC, Z  | Status Affected:  | Z   |  |  |
| Encoding:         | 11 111x kkkk kkkk   | Encoding:         | 11 1001 kkkk kkkk   |  |  |
| Description:      | The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register. | Description:      | The contents of W register are<br>AND'ed with the eight bit literal 'k'. The<br>result is placed in the W register. |  |  |
| Words:            | 1   | Words:            | 1   |  |  |
| Cycles:           | 1   | Cycles:           | 1   |  |  |
| Q Cycle Activity: | Q1 Q2 Q3 Q4   | Q Cycle Activity: | Q1 Q2 Q3 Q4   |  |  |
|                   | Decode Read Process Write to data W   |                   | Decode Read Process Write to data W   |  |  |
| Example:          | ADDLW 0x15  | Example           | ANDLW 0x5F  |  |  |
|                   | Before Instruction  W = 0x10  After Instruction  W = 0x25   |                   | Before Instruction  W = 0xA3  After Instruction  W = 0x03   |  |  |

| ADDWF             | Add W and f  | ANDWF             | AND W with f   |
|-------------------|--|-------------------|--|
| Syntax:           | [label] ADDWF f,d  | Syntax:           | [label] ANDWF f,d  |
| Operands:         | $0 \le f \le 127$<br>$d \in [0,1]$   | Operands:         | $0 \le f \le 127$<br>$d \in [0,1]$   |
| Operation:        | (W) + (f) $\rightarrow$ (destination)  | Operation:        | (W) .AND. (f) $\rightarrow$ (destination)  |
| Status Affected:  | C, DC, Z   | Status Affected:  | Z  |
| Encoding:         | 00 0111 dfff ffff  | Encoding:         | 00 0101 dfff ffff  |
| Description:      | Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. | Description:      | AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'. |
| Words:            | 1  | Words:            | 1  |
| Cycles:           | 1  | Cycles:           | 1  |
| Q Cycle Activity: | Q1 Q2 Q3 Q4  | Q Cycle Activity: | Q1 Q2 Q3 Q4  |
|                   | Decode Read register data Write to destination   |                   | Decode Read register data Write to destination   |
| Example           | ADDWF FSR, 0   | Example           | ANDWF FSR, 1   |
|                   | Before Instruction  W = 0x17  FSR = 0xC2  After Instruction  W = 0xD9  FSR = 0xC2  |                   | Before Instruction  W = 0x17  FSR = 0xC2  After Instruction  W = 0x17  FSR = 0x02  |

| GOTO              | Uncondi   | tional Br           | anch             |                  | INCF     |                         | Increme  | nt f               |                 |                      |
|-------------------|---|---------------------|------------------|------------------|----------|-------------------------|--|--------------------|-----------------|----------------------|
| Syntax:           | [ label ]   | GOTO                | k                |                  | Syntax:  |                         | [ label ]  | [ label ] INCF f,d |                 |                      |
| Operands:         | $0 \leq k \leq 2047$  |                     |                  | Operan           | ıds:     | $0 \le f \le 12$        | $0 \leq f \leq 127$  |                    |                 |                      |
| Operation:        | $k \rightarrow PC <$  | 10:0>               |                  |                  |          |                         | d ∈ [0,1]  |                    |                 |                      |
|                   | PCLATH-   | <4:3> → l           | PC<12:11         | >                | Operati  | on:                     | $(f) + 1 \rightarrow$  | (destina           | tion)           |                      |
| Status Affected:  | None  |                     |                  |                  | Status / | Affected:               | Z  |                    |                 |                      |
| Encoding:         | 10  | 1kkk                | kkkk             | kkkk             | Encodir  | ng:                     | 0.0  | 1010               | dfff            | ffff                 |
| Description:      | GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction. |                     |                  | Descrip          | otion:   | mented. If<br>the W reg | The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. |                    |                 |                      |
| Words:            | 1   |                     |                  |                  | Words:   |                         | 1  |                    |                 |                      |
| Cycles:           | 2   |                     |                  |                  | Cycles:  |                         | 1  |                    |                 |                      |
| Q Cycle Activity: | Q1  | Q2                  | Q3               | Q4               | Q Cycle  | e Activity:             | Q1   | Q2                 | Q3              | Q4                   |
| 1st Cycle         | Decode  | Read<br>literal 'k' | Process<br>data  | Write to PC      |          |                         | Decode   | Read<br>register   | Process<br>data | Write to destination |
| 2nd Cycle         | No-<br>Operation  | No-<br>Operation    | No-<br>Operation | No-<br>Operation |          |                         |  |                    |                 |                      |
|                   | Орегалогі   | Орегилогі           | Орегалогі        | Орегалогі        | Exampl   | le                      | INCF   | CNT,               | 1               |                      |
| Example           | GOTO T  | HERE                |                  |                  |          |                         | Before Ir  | struction          | 1               |                      |
|                   | After Inst  | ruction             |                  |                  |          |                         |  | CNT<br>7           | = 0xFl          | F                    |
|                   |   | PC =                | Address          | THERE            |          |                         | After Ins  | _                  | = 0             |                      |

CNT = 0x00 Z = 1

| IORWF             | Inclusive   | OR W                    | with f           |                      |  |  |  |
|-------------------|---|-------------------------|------------------|----------------------|--|--|--|
| Syntax:           | [ label ]   | IORWF                   | f,d              |                      |  |  |  |
| Operands:         | $0 \le f \le 12$ $d \in [0,1]$  | 27                      |                  |                      |  |  |  |
| Operation:        | (W) .OR.  | $(f) \rightarrow (de$   | estination       | 1)                   |  |  |  |
| Status Affected:  | Z   |                         |                  |                      |  |  |  |
| Encoding:         | 0.0   | 0100                    | dfff             | ffff                 |  |  |  |
| Description:      | Inclusive OR the W register with register 'f'. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'. |                         |                  |                      |  |  |  |
| Words:            | 1   |                         |                  |                      |  |  |  |
| Cycles:           | 1   |                         |                  |                      |  |  |  |
| Q Cycle Activity: | Q1  | Q2                      | Q3               | Q4                   |  |  |  |
|                   | Decode  | Read<br>register<br>'f' | Process<br>data  | Write to destination |  |  |  |
| Example           | IORWF   |                         | RESULT,          | 0                    |  |  |  |
|                   | Before In   |                         |                  |                      |  |  |  |
|                   |   | RESULT<br>W             | = 0x13<br>= 0x91 | -                    |  |  |  |
|                   | After Inst  | • •                     | _ 0.891          |                      |  |  |  |
|                   |   | RESULT                  | = 0x13           | 3                    |  |  |  |

0x93

| MOVLW             | Move Lit        | eral to V           | V                            |               |
|-------------------|-----------------|---------------------|------------------------------|---------------|
| Syntax:           | [ label ]       | MOVLW               | / k                          |               |
| Operands:         | $0 \le k \le 2$ | 55                  |                              |               |
| Operation:        | $k\to(W)$       |                     |                              |               |
| Status Affected:  | None            |                     |                              |               |
| Encoding:         | 11              | 00xx                | kkkk                         | kkkk          |
| Description:      |                 |                     | k' is loaded<br>ares will as |               |
| Words:            | 1               |                     |                              |               |
| Cycles:           | 1               |                     |                              |               |
| Q Cycle Activity: | Q1              | Q2                  | Q3                           | Q4            |
|                   | Decode          | Read<br>literal 'k' | Process<br>data              | Write to<br>W |
| Example           | MOVLW           | 0x5A                |                              |               |
|                   | After Inst      |                     |                              |               |
|                   |                 | W =                 | 0x5A                         |               |
|                   |                 |                     |                              |               |
|                   |                 |                     |                              |               |
|                   |                 |                     |                              |               |
|                   |                 |                     |                              |               |

| MOVF                                       | Move f   |  |   |  |  |  |  |  |
|--|--|--|---|--|--|--|--|--|
| Syntax:                                    | [ label ] MOVF f,d   |  |   |  |  |  |  |  |
| Operands:                                  | $0 \le f \le 127$<br>$d \in [0,1]$   |  |   |  |  |  |  |  |
| Operation:                                 | $(f) \rightarrow (des$   | stination  | )   |  |  |  |  |  |
| Status Affected:                           | Z  |  |   |  |  |  |  |  |
| Encoding:                                  | 00   | 1000   | dfff  | ffff   |  |  |  |  |
| Description:                               | The conter<br>destination<br>of d. If $d = 0$<br>d = 1, the of<br>itself. $d = 1$<br>ter since s | n dependa<br>0, destina<br>destinatio<br>I is useful | ant upon thation is W re<br>in is file reg<br>I to test a f | ne status<br>egister. If<br>gister f<br>ile regis- |  |  |  |  |
| Words:                                     | 1  |  |   |  |  |  |  |  |
| Cycles:                                    | 1  |  |   |  |  |  |  |  |
| Q Cycle Activity:                          | Q1   | Q2   | Q3  | Q4   |  |  |  |  |
|  | Decode   | Read<br>register<br>'f'                              | Process<br>data   | Write to destination                               |  |  |  |  |
| Example                                    | MOVF   | FSR,   | 0   |  |  |  |  |  |
| After Instruction W = value in FSR registe |  |  |   |  |  |  |  |  |

Z = 1

| MOVWF             | Move W                                     | to f                    |                 |                       |  |  |  |  |
|-------------------|--|-------------------------|-----------------|-----------------------|--|--|--|--|
| Syntax:           | [ label ] MOVWF f                          |                         |                 |                       |  |  |  |  |
| Operands:         | $0 \le f \le 12$                           | .7                      |                 |                       |  |  |  |  |
| Operation:        | $(W) \rightarrow (f)$                      |                         |                 |                       |  |  |  |  |
| Status Affected:  | None                                       |                         |                 |                       |  |  |  |  |
| Encoding:         | 00   | 0000                    | 1fff            | ffff                  |  |  |  |  |
| Description:      | Move data from W register to register 'f'. |                         |                 |                       |  |  |  |  |
| Words:            | 1  |                         |                 |                       |  |  |  |  |
| Cycles:           | 1  |                         |                 |                       |  |  |  |  |
| Q Cycle Activity: | Q1   | Q2                      | Q3              | Q4                    |  |  |  |  |
|                   | Decode                                     | Read<br>register<br>'f' | Process<br>data | Write<br>register 'f' |  |  |  |  |
| Example           | MOVWF                                      | OPTIC                   | ON_REG          |                       |  |  |  |  |
|                   |  | OPTION<br>W             |                 |                       |  |  |  |  |
|                   | After Inst                                 | ruction<br>OPTION       | = 0x4F          | =                     |  |  |  |  |

W = 0x4F

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 17-5: TIMERO AND TIMER1 EXTERNAL CLOCK TIMINGS




TABLE 17-5: TIMERO AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

| Param<br>No. | Sym  | Characteristic                     |                   |                    | Min                                       | Typ† | Max   | Units | Conditions                         |
|--------------|------|------------------------------------|-------------------|--------------------|---|------|-------|-------|------------------------------------|
| 40*          | Tt0H | T0CKI High Pulse V                 | Vidth             | No Prescaler       | 0.5Tcy + 20                               | _    | _     | ns    | Must also meet                     |
|              |      |                                    |                   | With Prescaler     | 10  | _    | _     | ns    | parameter 42                       |
| 41*          | TtOL | T0CKI Low Pulse W                  | /idth             | No Prescaler       | 0.5Tcy + 20                               | _    | _     | ns    | Must also meet                     |
|              |      |                                    |                   | With Prescaler     | 10  | _    | _     | ns    | parameter 42                       |
| 42*          | Tt0P | T0CKI Period                       |                   | No Prescaler       | Tcy + 40                                  | _    | _     | ns    |                                    |
|              |      |                                    |                   | With Prescaler     | Greater of:<br>20 or <u>Tcy + 40</u><br>N | _    | _     | ns    | N = prescale value<br>(2, 4,, 256) |
| 45*          | Tt1H | T1CKI High Time                    | Synchronous, F    |                    | 0.5Tcy + 20                               | _    | _     | ns    | Must also meet                     |
|              |      |                                    | Synchronous,      | PIC16 <b>C</b> 6X  | 15  | _    | _     | ns    | parameter 47                       |
|              |      |                                    | Prescaler = 2,4,8 | PIC16 <b>LC</b> 6X | 25  | _    | _     | ns    |                                    |
|              |      |                                    | Asynchronous      | PIC16 <b>C</b> 6X  | 30  | _    | _     | ns    |                                    |
|              |      |                                    |                   | PIC16 <b>LC</b> 6X | 50  | _    | _     | ns    |                                    |
| 46*          | Tt1L |                                    |                   |                    | 0.5Tcy + 20                               | _    | _     | ns    | Must also meet                     |
|              |      | Synchronou<br>Prescaler =<br>2,4,8 | Synchronous,      | PIC16 <b>C</b> 6X  | 15  | _    | _     | ns    | parameter 47                       |
|              |      |                                    |                   | PIC16 <b>LC</b> 6X | 25  | _    | _     | ns    |                                    |
|              |      |                                    | Asynchronous      | PIC16 <b>C</b> 6X  | 30  | _    | _     | ns    |                                    |
|              |      |                                    |                   | PIC16 <b>LC</b> 6X | 50  | _    | _     | ns    |                                    |
| 47*          | Tt1P | T1CKI input period                 | Synchronous       | PIC16 <b>C</b> 6X  | Greater of:<br>30 OR TCY + 40<br>N        | _    | _     | ns    | N = prescale value<br>(1, 2, 4, 8) |
|              |      |                                    |                   | PIC16 <b>LC</b> 6X | Greater of:<br>50 OR TCY + 40<br>N        |      |       |       | N = prescale value<br>(1, 2, 4, 8) |
|              |      |                                    | Asynchronous      | PIC16 <b>C</b> 6X  | 60  | _    | _     | ns    |                                    |
|              |      |                                    |                   | PIC16 <b>LC</b> 6X | 100                                       | -    | _     | ns    |                                    |
|              | Ft1  | Timer1 oscillator inp              |                   |                    | DC  | -    | 200   | kHz   |                                    |
|              |      | (oscillator enabled b              |                   |                    |   |      |       |       |                                    |
| 48<br>* T    |      | 1 Delay from external              |                   |                    | 2Tosc                                     | _    | 7Tosc | _     |                                    |

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

 Applicable Devices
 61
 62
 62A
 R62
 63
 R63
 64
 64A
 R64
 65
 65A
 R65
 66
 67

NOTES:

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## 18.5 <u>Timing Diagrams and Specifications</u>

FIGURE 18-2: EXTERNAL CLOCK TIMING




TABLE 18-2: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter<br>No. | Sym   | Characteristic                   | Min | Тур† | Max    | Units | Conditions         |
|------------------|-------|----------------------------------|-----|------|--------|-------|--------------------|
|                  | Fosc  | External CLKIN Frequency         |     |      |        |       |                    |
|                  |       | (Note 1)                         | DC  | _    | 4      | MHz   | XT and RC osc mode |
|                  |       |                                  | DC  | _    | 4      | MHz   | HS osc mode (-04)  |
|                  |       |                                  | DC  | _    | 10     | MHz   | HS osc mode (-10)  |
|                  |       |                                  | DC  | _    | 20     | MHz   | HS osc mode (-20)  |
|                  |       |                                  | DC  | _    | 200    | kHz   | LP osc mode        |
|                  |       | Oscillator Frequency             | DC  | _    | 4      | MHz   | RC osc mode        |
|                  |       | (Note 1)                         | 0.1 | _    | 4      | MHz   | XT osc mode        |
|                  |       |                                  | 4   | _    | 20     | MHz   | HS osc mode        |
|                  |       |                                  | 5   | _    | 200    | kHz   | LP osc mode        |
| 1                | Tosc  | External CLKIN Period            | 250 | _    | _      | ns    | XT and RC osc mode |
|                  |       | (Note 1)                         | 250 | _    | _      | ns    | HS osc mode (-04)  |
|                  |       |                                  | 100 | _    | _      | ns    | HS osc mode (-10)  |
|                  |       |                                  | 50  | _    | _      | ns    | HS osc mode (-20)  |
|                  |       |                                  | 5   | _    | _      | μS    | LP osc mode        |
|                  |       | Oscillator Period                | 250 | _    | _      | ns    | RC osc mode        |
|                  |       | (Note 1)                         | 250 | _    | 10,000 | ns    | XT osc mode        |
|                  |       |                                  | 250 | _    | 250    | ns    | HS osc mode (-04)  |
|                  |       |                                  | 100 | _    | 250    | ns    | HS osc mode (-10)  |
|                  |       |                                  | 50  | _    | 250    | ns    | HS osc mode (-20)  |
|                  |       |                                  | 5   | _    | _      | μS    | LP osc mode        |
| 2                | Tcy   | Instruction Cycle Time (Note 1)  | 200 | Tcy  | DC     | ns    | Tcy = 4/Fosc       |
| 3                | TosL, | External Clock in (OSC1) High or | 100 | _    | _      | ns    | XT oscillator      |
|                  | TosH  | Low Time                         | 2.5 | _    | _      | μS    | LP oscillator      |
|                  |       |                                  | 15  | _    | _      | ns    | HS oscillator      |
| 4                | TosR, | External Clock in (OSC1) Rise or | _   | _    | 25     | ns    | XT oscillator      |
|                  | TosF  | Fall Time                        | _   | _    | 50     | ns    | LP oscillator      |
|                  |       |                                  | _   | _    | 15     | ns    | HS oscillator      |

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## FIGURE 20-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)




TABLE 20-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

| Parameter No. | Sym                              | Characteristic                     |                 |                        | Min            | Тур† | Max | Units | Conditions                         |
|---------------|----------------------------------|------------------------------------|-----------------|------------------------|----------------|------|-----|-------|------------------------------------|
| 50*           | TccL                             | CCP1 and CCP2                      | No Prescaler    |                        | 0.5Tcy + 20    | _    | _   | ns    |                                    |
|               |                                  | input low time                     | With Prescaler  | PIC16 <b>C</b> 63/65A  | 10             | _    |     | ns    |                                    |
|               |                                  |                                    |                 | PIC16 <b>LC</b> 63/65A | 20             | _    | -   | ns    |                                    |
| 51*           | 51* TccH CCP1 and CCP2 No Presca |                                    | No Prescaler    |                        | 0.5Tcy + 20    | _    | _   | ns    |                                    |
|               | input high                       | input high time                    | With Prescaler  | PIC16 <b>C</b> 63/65A  | 10             | _    | _   | ns    |                                    |
|               |                                  |                                    |                 | PIC16 <b>LC</b> 63/65A | 20             | _    | _   | ns    |                                    |
| 52*           | TccP                             | CCP1 and CCP2 in                   | put period      |                        | 3Tcy + 40<br>N | _    | -   | ns    | N = prescale value<br>(1,4, or 16) |
| 53*           | TccR                             | CCP1 and CCP2 o                    | utput rise time | PIC16 <b>C</b> 63/65A  | _              | 10   | 25  | ns    |                                    |
|               |                                  |                                    |                 | PIC16 <b>LC</b> 63/65A | _              | 25   | 45  | ns    |                                    |
| 54*           | TccF                             | CCF CCP1 and CCP2 output fall time |                 | PIC16 <b>C</b> 63/65A  | _              | 10   | 25  | ns    |                                    |
|               |                                  |                                    |                 | PIC16 <b>LC</b> 63/65A | _              | 25   | 45  | ns    |                                    |

<sup>\*</sup> These parameters are characterized but not tested.

<sup>†</sup> Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

do

dt

io

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## 22.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2 | 2ppS                                  | 3. Tcc:st | (I <sup>2</sup> C specifications only) |  |
|----------|---------------------------------------|-----------|--|--|
| 2. TppS  |                                       | 4. Ts     | (I <sup>2</sup> C specifications only) |  |
| T        |                                       |           |  |  |
| F        | Frequency                             | Т         | Time                                   |  |
| Lowerd   | case letters (pp) and their meanings: |           |  |  |
| рр       |                                       |           |  |  |
| СС       | CCP1                                  | osc       | OSC1                                   |  |
| ck       | CLKOUT                                | rd        | RD                                     |  |
| cs       | CS                                    | rw        | RD or WR                               |  |
| di       | SDI                                   | sc        | SCK                                    |  |

SS

t0

t1

wr

SS

T0CKI

T1CKI

WR

Uppercase letters and their meanings:

SDO

Data in

I/O port


MCLR

| S                     |                        |      |              |
|-----------------------|------------------------|------|--------------|
| F                     | Fall                   | Р    | Period       |
| Н                     | High                   | R    | Rise         |
| 1                     | Invalid (Hi-impedance) | V    | Valid        |
| L                     | Low                    | Z    | Hi-impedance |
| I <sup>2</sup> C only |                        |      |              |
| AA                    | output access          | High | High         |
| BUF                   | Bus free               | Low  | Low          |

Tcc:st (I<sup>2</sup>C specifications only)


| CC  |                 |     |                |
|-----|-----------------|-----|----------------|
| HD  | Hold            | SU  | Setup          |
| ST  |                 |     |                |
| DAT | DATA input hold | STO | STOP condition |
| STA | START condition |     |                |

## FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## 24.8 40-Lead Ceramic CERDIP Dual In-line with Window (600 mil) (JW)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



| Package Group: Ceramic CERDIP Dual In-Line (CDP) |        |             |           |        |       |           |  |  |  |  |
|--|--------|-------------|-----------|--------|-------|-----------|--|--|--|--|
|  |        | Millimeters |           | Inches |       |           |  |  |  |  |
| Symbol   | Min    | Max         | Notes     | Min    | Max   | Notes     |  |  |  |  |
| α  | 0°     | 10°         |           | 0°     | 10°   |           |  |  |  |  |
| Α  | 4.318  | 5.715       |           | 0.170  | 0.225 |           |  |  |  |  |
| A1   | 0.381  | 1.778       |           | 0.015  | 0.070 |           |  |  |  |  |
| A2   | 3.810  | 4.699       |           | 0.150  | 0.185 |           |  |  |  |  |
| А3   | 3.810  | 4.445       |           | 0.150  | 0.175 |           |  |  |  |  |
| В  | 0.355  | 0.585       |           | 0.014  | 0.023 |           |  |  |  |  |
| B1   | 1.270  | 1.651       | Typical   | 0.050  | 0.065 | Typical   |  |  |  |  |
| С  | 0.203  | 0.381       | Typical   | 0.008  | 0.015 | Typical   |  |  |  |  |
| D  | 51.435 | 52.705      |           | 2.025  | 2.075 |           |  |  |  |  |
| D1   | 48.260 | 48.260      | Reference | 1.900  | 1.900 | Reference |  |  |  |  |
| E  | 15.240 | 15.875      |           | 0.600  | 0.625 |           |  |  |  |  |
| E1   | 12.954 | 15.240      |           | 0.510  | 0.600 |           |  |  |  |  |
| e1   | 2.540  | 2.540       | Reference | 0.100  | 0.100 | Reference |  |  |  |  |
| eA   | 14.986 | 16.002      | Typical   | 0.590  | 0.630 | Typical   |  |  |  |  |
| eB   | 15.240 | 18.034      |           | 0.600  | 0.710 |           |  |  |  |  |
| L  | 3.175  | 3.810       |           | 0.125  | 0.150 |           |  |  |  |  |
| N  | 40     | 40          |           | 40     | 40    |           |  |  |  |  |
| S  | 1.016  | 2.286       |           | 0.040  | 0.090 |           |  |  |  |  |
| S1   | 0.381  | 1.778       |           | 0.015  | 0.070 |           |  |  |  |  |

# APPENDIX F: PIC16/17 MICROCONTROLLERS

## F.1 PIC12CXXX Family of Devices

|             |                                      | PIC12C508       | PIC12C509       | PIC12C671       | PIC12C672       |
|-------------|--------------------------------------|-----------------|-----------------|-----------------|-----------------|
| Clock       | Maximum Frequency of Operation (MHz) | 4               | 4               | 4               | 4               |
| Memory      | EPROM Program Memory                 | 512 x 12        | 1024 x 12       | 1024 x 14       | 2048 x 14       |
| Wellioty    | Data Memory (bytes)                  | 25              | 41              | 128             | 128             |
| Peripherals | Timer Module(s)                      | TMR0            | TMR0            | TMR0            | TMR0            |
| rempherais  | A/D Converter (8-bit) Channels       | _               | _               | 4               | 4               |
|             | Wake-up from SLEEP on pin change     | Yes             | Yes             | Yes             | Yes             |
|             | I/O Pins                             | 5               | 5               | 5               | 5               |
|             | Input Pins                           | 1               | 1               | 1               | 1               |
| Features    | Internal Pull-ups                    | Yes             | Yes             | Yes             | Yes             |
|             | Voltage Range (Volts)                | 2.5-5.5         | 2.5-5.5         | 2.5-5.5         | 2.5-5.5         |
|             | In-Circuit Serial Programming        | Yes             | Yes             | Yes             | Yes             |
|             | Number of Instructions               | 33              | 33              | 35              | 35              |
|             | Packages                             | 8-pin DIP, SOIC | 8-pin DIP, SOIC | 8-pin DIP, SOIC | 8-pin DIP, SOIC |

All PIC12C5XX devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC12C5XX devices use serial programming with data pin GP1 and clock pin GP0.

## F.2 PIC14C000 Family of Devices

|             |   | PIC14C000   |
|-------------|---|---|
| Clock       | Maximum Frequency of Operation (MHz)            | 20  |
|             | EPROM Program Memory (x14 words)                | 4K  |
| Memory      | Data Memory (bytes)                             | 192   |
| memory      | Timer Module(s)                                 | TMR0 ADTMR  |
| Peripherals | Serial Port(s)<br>(SPI/I <sup>2</sup> C, USART) | I <sup>2</sup> C with SMBus<br>Support  |
|             | Slope A/D Converter Channels                    | 8 External; 6 Internal  |
|             | Interrupt Sources                               | 11  |
|             | I/O Pins  | 22  |
|             | Voltage Range (Volts)                           | 2.7-6.0   |
| Features    | In-Circuit Serial Programming                   | Yes   |
|             | Additional On-chip Features                     | Internal 4MHz Oscillator, Bandgap Reference,Temperature Sensor,<br>Calibration Factors, Low Voltage Detector, SLEEP, HIBERNATE,<br>Comparators with Programmable References (2) |
|             | Packages  | 28-pin DIP (.300 mil), SOIC, SSOP   |

# F.10 PIC17CXXX Family of Devices

|             |                                      | PIC17C42A                                 | PIC17CR42                                 | PIC17C43                                  | PIC17CR43                                 | PIC17C44                                  |
|-------------|--------------------------------------|---|---|---|---|---|
| Clock       | Maximum Frequency of Operation (MHz) | 33  | 33  | 33  | 33  | 33  |
|             | EPROM Program Memory (words)         | 2K  | _   | 4K  | _   | 8K  |
| Memory      | ROM Program Memory (words)           | _   | 2K  | _   | 4K  | _   |
|             | RAM Data Memory (bytes)              | 232                                       | 232                                       | 454                                       | 454                                       | 454                                       |
| Peripherals | Timer Module(s)                      | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           |
|             | Captures/PWM Module(s)               | 2   | 2   | 2   | 2   | 2   |
|             | Serial Port(s) (USART)               | Yes                                       | Yes                                       | Yes                                       | Yes                                       | Yes                                       |
|             | Hardware Multiply                    | Yes                                       | Yes                                       | Yes                                       | Yes                                       | Yes                                       |
|             | External Interrupts                  | Yes                                       | Yes                                       | Yes                                       | Yes                                       | Yes                                       |
|             | Interrupt Sources                    | 11  | 11  | 11  | 11  | 11  |
|             | I/O Pins                             | 33  | 33  | 33  | 33  | 33  |
| Features    | Voltage Range (Volts)                | 2.5-6.0                                   | 2.5-6.0                                   | 2.5-6.0                                   | 2.5-6.0                                   | 2.5-6.0                                   |
|             | Number of Instructions               | 58  | 58  | 58  | 58  | 58  |
|             | Packages                             | 40-pin DIP;<br>44-pin PLCC,<br>MQFP, TQFP |

|             |                                      | PIC17C752                                 | PIC17C756                                 |
|-------------|--------------------------------------|---|---|
| Clock       | Maximum Frequency of Operation (MHz) | 33  | 33  |
| Memory      | EPROM Program Memory (words)         | 8K  | 16K                                       |
|             | ROM Program Memory (words)           | _   | _   |
|             | RAM Data Memory (bytes)              | 454                                       | 902                                       |
| Peripherals | Timer Module(s)                      | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           | TMR0,<br>TMR1,<br>TMR2,<br>TMR3           |
|             | Captures/PWM Module(s)               | 4/3                                       | 4/3                                       |
|             | Serial Port(s) (USART)               | 2   | 2   |
|             | Hardware Multiply                    | Yes                                       | Yes                                       |
| Features    | External Interrupts                  | Yes                                       | Yes                                       |
|             | Interrupt Sources                    | 18  | 18  |
|             | I/O Pins                             | 50  | 50  |
|             | Voltage Range (Volts)                | 3.0-6.0                                   | 3.0-6.0                                   |
|             | Number of Instructions               | 58  | 58  |
|             | Packages                             | 64-pin DIP;<br>68-pin LCC,<br>68-pin TQFP | 64-pin DIP;<br>68-pin LCC,<br>68-pin TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

| Transfer Acknowledge96                           |   |
|--|---|
| Transmission102                                  |   |
| ID Locations142                                  | • |
| IDLE_MODE104                                     | ļ |
| In-circuit Serial Programming142                 | • |
| INDF24, 26, 28, 30, 32, 34                       |   |
| Indirect Addressing49                            |   |
| Instruction Cycle                                |   |
| Instruction Flow/Pipelining                      |   |
| Instruction Format                               |   |
| Instruction Set                                  | • |
| ADDLW145   |   |
| ADDWF145   |   |
| ANDLW  |   |
|  |   |
| ANDWF  |   |
| BCF  |   |
| BSF  |   |
| BTFSC  |   |
| BTFSS147   |   |
| CALL147  |   |
| CLRF148  |   |
| CLRW148  |   |
| CLRWDT148  | 3 |
| COMF149  | ) |
| DECF149  | ) |
| DECFSZ149  | ) |
| GOTO150  | ) |
| INCF150  | ) |
| INCFSZ   |   |
| IORLW151   |   |
| IORWF  |   |
| MOVF   |   |
| MOVLW  |   |
| MOVWF  |   |
| NOP  |   |
|  |   |
| OPTION   |   |
| RETFIE   |   |
| RETLW  |   |
| RETURN   |   |
| RLF  |   |
| RRF  |   |
| SLEEP 156  |   |
| SUBLW156   |   |
| SUBWF157   |   |
| SWAPF157   |   |
| TRIS157  | • |
| XORLW158   | 3 |
| XORWF158   | 3 |
| Section  | 3 |
| Summary Table144                                 | ļ |
| INTCON24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34 | ļ |
| INTE37   |   |
| INTEDG   |   |
| Interrupt Edge Select bit, INTEDG                |   |
| Interrupt on Change Feature53                    |   |
| Interrupts                                       | • |
| Section136                                       |   |
| CCP  |   |
|  |   |
| CCP1   |   |
| CCP1 Flag bit                                    |   |
| CCP2 Enable bit                                  |   |
| CCP2 Flag bit                                    |   |
| Context Saving139                                |   |
| Parallel Slave Port Flag bit43                   |   |
| Parallel Slave Prot Read/Write Enable bit39      |   |
| Port RB53  |   |
| RB0/INT54, 138                                   | 3 |
|  |   |

| RB0/INT Timing Diagram  |          |
|---|----------|
| Receive Flag bit  |          |
| Timer0  |          |
| Timer0, Timing  |          |
| Timing Diagram, Wake-up from SLEEP  |          |
| TMR0  |          |
| USART Receive Enable bit USART Transmit Enable bit                              |          |
| USART Transmit Flag bit   |          |
| Wake-up   |          |
| Wake-up from SLEEP  |          |
| INTF  |          |
| IRP   | 35       |
|   |          |
| L   |          |
| Loading the Program Counter   | 48       |
| M   |          |
| MPASM Assembler1  | EO 160   |
| MPLAB-C   |          |
| MPSIM Software Simulator 1  |          |
| IVII SIIVI SOITWATE SIITIUIATOT   | 33, 10   |
| 0   |          |
| OERR  | 106      |
| One-Time-Programmable Devices   | 7        |
| OPCODE  | 143      |
| Open-Drain  |          |
| OPTION25, 27, 29, 31  |          |
| Oscillator Start-up Timer (OST)   | 23, 129  |
| Oscillators   |          |
| Block Diagram, External Parallel Resonant Cryst                                 |          |
| Capacitor Selection Configuration   |          |
| External Crystal Circuit  |          |
| HS1   |          |
| LP1   |          |
| RC, Block Diagram   |          |
| RC, Section   |          |
| XT  | 125      |
| Overrun Error bit, OERR   | 106      |
| P   |          |
| •   | 04.00    |
| PPackaging Information  |          |
| Parallel Slave Port   | 29       |
| PORTD   | 57       |
| Section   |          |
| Parallel Slave Port Interrupt Flag bit, PSPIF                                   |          |
| Parallel Slave Port Read/Write Interrupt Enable bit, PS                         | SPIE 39  |
| PCL24, 25, 26, 27, 28, 29, 30, 31, 32   | , 33, 34 |
| PCLATH 24, 25, 26, 27, 28, 29, 30, 31, 32, 33                                   | , 34, 48 |
| <u>PC</u> ON 25, 27, 29, 31, 33,  |          |
| PD  |          |
| PEIE  |          |
| Peripheral Interrupt Enable bit, PEIE   |          |
| PICDEM-1 Low-Cost PIC16/17 Demo Board 1   |          |
| PICDEM-2 Low-Cost PIC16CXX Demo Board 1 PICDEM-3 Low-Cost PIC16C9XXX Demo Board |          |
| PICMASTER In-Circuit Emulator   |          |
| PICSTART Low-Cost Development System  |          |
| PIE1  |          |
| PIE2  |          |
| Pin Compatible Devices  |          |
| Pin Functions   |          |
| MCLR/VPP  | 16       |
|   |          |

| Overview6                                     | 63  | Watchdog Timer                       | 20              |
|---|-----|--------------------------------------|-----------------|
| Prescaler                                     | 72  | PIC16C63                             |                 |
| Read/Write in Asynchronous Counter Mode       |     | Brown-out Reset                      | 239             |
| Section                                       |     | Capture/Compare/PWM                  |                 |
|   |     | CLKOUT and I/O                       |                 |
| Synchronizing with External Clock             |     |                                      |                 |
| Timer Mode                                    |     | External Clock                       |                 |
| TMR1 Register Pair                            | 71  | I <sup>2</sup> C Bus Data            |                 |
| Timer2  |     | I <sup>2</sup> C Bus Start/Stop Bits | 24              |
| Block Diagram                                 | 75  | Oscillator Start-up Timer            | 239             |
| Overview                                      | 63  | Power-up Timer                       |                 |
| Postscaler                                    |     | Reset                                |                 |
|   |     | SPI Mode                             |                 |
| Prescaler                                     |     |                                      |                 |
| Timer0 Clock Synchronization, Delay           |     | Timer0                               |                 |
| TImer0 Interrupt                              | 38  | Timer1                               | 240             |
| Timer1 Clock Source Select bit, TMR1CS        | 71  | USART Synchronous Receive            |                 |
| Timer1 External Clock Input Synchronization   |     | (Master/Slave)                       | 246             |
| Control bit, T1SYNC                           | 71  | Watchdog Timer                       |                 |
| Timer1 Input Clock Prescale Select bits       |     | PIC16C64                             |                 |
| Timer1 Mode Selection                         |     | Capture/Compare/PWM                  | 10              |
|   |     |                                      |                 |
| Timer1 On bit, TMR1ON                         |     | CLKOUT and I/O                       |                 |
| Timer1 Oscillator Enable Control bit, T1OSCEN | 71  | External Clock                       |                 |
| Timer2 Clock Prescale Select bits,            |     | I <sup>2</sup> C Bus Data            | 197             |
| T2CKPS1:T2CKPS0                               | 75  | I <sup>2</sup> C Bus Start/Stop Bits | 196             |
| Timer2 Module                                 | 75  | Oscillator Start-up Timer            | 19 <sup>.</sup> |
| Timer2 On bit, TMR2ON                         |     | Parallel Slave Port                  |                 |
|   | 13  | Power-up Timer                       |                 |
| Timer2 Output Postscale Select bits,          |     |                                      |                 |
| TOUTPS3:TOUTPS0                               | 75  | Reset                                |                 |
| Timing Diagrams                               |     | SPI Mode                             |                 |
| Brown-out Reset12                             | 29  | Timer0                               | 192             |
| I <sup>2</sup> C Clock Synchronization        | 98  | Timer1                               | 192             |
| I <sup>2</sup> C Data Transfer Wait State     |     | Watchdog Timer                       | 19 <sup>.</sup> |
| I <sup>2</sup> C Multi-Master Arbitration     |     | PIC16C64A                            |                 |
|   |     | Brown-out Reset                      | 20.             |
| I <sup>2</sup> C Reception (7-bit Address)10  | U I | Capture/Compare/PWM                  |                 |
| PIC16C61                                      |     |                                      |                 |
| CLKOUT and I/O17                              |     | CLKOUT and I/O                       |                 |
| External Clock16                              | 69  | External Clock                       |                 |
| Oscillator Start-up Timer17                   | 71  | I <sup>2</sup> C Bus Data            | 213             |
| Power-up Timer17                              | 71  | I <sup>2</sup> C Bus Start/Stop Bits | 212             |
| Reset   |     | Oscillator Start-up Timer            | 20              |
| Timer01                                       |     | Parallel Slave Port                  |                 |
|   |     | Power-up Timer                       |                 |
| Watchdog Timer                                | / 1 | Reset                                |                 |
| PIC16C62                                      |     |                                      |                 |
| Capture/Compare/PWM19                         | 93  | SPI Mode                             |                 |
| CLKOUT and I/O19                              | 90  | Timer0                               |                 |
| External Clock18                              | 89  | Timer1                               | 208             |
| I <sup>2</sup> C Bus Data19                   | 97  | Watchdog Timer                       | 20              |
| I <sup>2</sup> C Bus Start/Stop Bits          |     | PIC16C65                             |                 |
| Oscillator Start-up Timer                     |     | Capture/Compare/PWM                  | 221             |
| •   |     | CLKOUT and I/O                       | 22              |
| Power-up Timer                                |     |                                      |                 |
| Reset19                                       |     | External Clock                       |                 |
| SPI Mode19                                    | 95  | I <sup>2</sup> C Bus Data            |                 |
| Timer019                                      | 92  | I <sup>2</sup> C Bus Start/Stop Bits |                 |
| Timer119                                      | 92  | Oscillator Start-up Timer            | 223             |
| Watchdog Timer19                              |     | Parallel Slave Port                  | 226             |
| PIC16C62A                                     | 01  | Reset                                |                 |
|   | 07  | SPI Mode                             |                 |
| Brown-out Reset                               |     |                                      |                 |
| Capture/Compare/PWM                           |     | Timer0                               |                 |
| CLKOUT and I/O20                              |     | Timer1                               | 224             |
| External Clock20                              |     | USART Synchronous Receive            |                 |
| I <sup>2</sup> C Bus Data2                    | 13  | (Master/Slave)                       |                 |
| I <sup>2</sup> C Bus Start/Stop Bits2         |     | Watchdog Timer                       | 223             |
| Oscillator Start-up Timer                     |     | PIC16C65A                            |                 |
|   |     | Brown-out Reset                      | 220             |
| Power-up Timer                                |     |                                      |                 |
| Reset   |     | Capture/Compare/PWM                  |                 |
| SPI Mode2                                     |     | CLKOUT and I/O                       |                 |
| Timer020                                      | 08  | External Clock                       |                 |
| Timer120                                      | 08  | I <sup>2</sup> C Bus Data            | 24              |