



Welcome to E-XFL.COM

### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

## Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	10MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	14KB (8K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	4V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16c66-10-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data may be fetched from the same memory using the same bus. Separating program and data busses further allows instructions to be sized differently than 8-bit wide data words. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C61 addresses 1K x 14 of program memory. The PIC16C62/62A/R62/64/64A/R64 address 2K x 14 of program memory, and the PIC16C63/R63/65/65A/R65 devices address 4K x 14 of program memory. The PIC16C66/67 address 8K x 14 program memory. All program memory is internal.

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of "special optimal situations" makes programming with the PIC16CXX simple yet efficient, thus significantly reducing the learning curve. The PIC16CXX device contains an 8-bit ALU and working register (W). The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register), the other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending upon the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. Bits C and DC operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

Pin Name	DIP Pin#	SOIC Pin#	Pin Type	Buffer Type	Description					
OSC1/CLKIN	16	16	I	ST/CMOS(1)	Oscillator crystal input/external clock source input.					
OSC2/CLKOUT	15	15	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.					
MCLR/VPP	4	4	I/P	ST	Master clear reset input or programming voltage input. This pin is an active low reset to the device.					
					PORTA is a bi-directional I/O port.					
RA0	17	17	I/O	TTL						
RA1	18	18	I/O	TTL						
RA2	1	1	I/O	TTL						
RA3	2	2	I/O	TTL						
RA4/T0CKI	3	3	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.					
					PORTB is a bi-directional I/O port. PORTB can be software pro- grammed for internal weak pull-up on all inputs.					
RB0/INT	6	6	I/O	TTL/ST <sup>(2)</sup>	RB0 can also be the external interrupt pin.					
RB1	7	7	I/O	TTL						
RB2	8	8	I/O	TTL						
RB3	9	9	I/O	TTL						
RB4	10	10	I/O	TTL	Interrupt on change pin.					
RB5	11	11	I/O	TTL	Interrupt on change pin.					
RB6	12	12	I/O	TTL/ST <sup>(3)</sup>	Interrupt on change pin. Serial programming clock.					
RB7	13	13	I/O	TTL/ST <sup>(3)</sup>	Interrupt on change pin. Serial programming data.					
Vss	5	5	Р	-	Ground reference for logic and I/O pins.					
Vdd	14	14	Р	_	Positive supply for logic and I/O pins.					
Legend: I = input	0 = ou — = N	utput lot used		) = input/outpu L = TTL input						

#### **PIC16C61 PINOUT DESCRIPTION TABLE 3-1:**

 Note
 1:
 This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.
 2:
 This buffer is a Schmitt Trigger input when configured as the external interrupt.
 Configured as the external interrup

3: This buffer is a Schmitt Trigger input when used in serial programming mode.

# FIGURE 4-8: PIC16C66/67 DATA MEMORY MAP

ndirect addr.(*)	00h	Indirect addr.(*)	80h	Indirect addr.(*)	100h	Indirect addr.(*)	180
TMR0	01h	OPTION	81h	TMR0	101h	OPTION	181
PCL	02h	PCL	82h	PCL	102h	PCL	182
STATUS	03h	STATUS	83h	STATUS	103h	STATUS	183
FSR	04h	FSR	84h	FSR	104h	FSR	184
PORTA	05h	TRISA	85h		105h	1011	185
PORTB	06h	TRISB	86h	PORTB	106h	TRISB	186
PORTC	07h	TRISC	87h		107h		187
PORTD (1)	08h	TRISD (1)	88h		108h		188
PORTE (1)	09h	TRISE (1)	89h		109h		189
PCLATH	0Ah	PCLATH	8Ah	PCLATH	10Ah	PCLATH	184
INTCON	0Bh	INTCON	8Bh	INTCON	10Bh	INTCON	18E
PIR1	0Ch	PIE1	8Ch		10Ch		180
PIR2	0Dh	PIE2	8Dh		10Dh		180
TMR1L	0Eh	PCON	8Eh		10Eh		18
TMR1H	0Fh	TOON	8Fh		10Fh		18F
T1CON	10h		90h		110h		190
TMR2	11h		91h		111h		191
T2CON	12h	PR2	92h		112h		192
SSPBUF	13h	SSPADD	93h		113h		193
SSPCON	14h	SSPSTAT	94h		114h		194
CCPR1L	15h	30F 5TAT	95h		115h		195
CCPR1H	16h		96h		116h		196
CCP1CON	17h		97h	General	117h	General	197
RCSTA	18h	TXSTA	98h	Purpose	118h	Purpose	198
TXREG	19h	SPBRG	99h	Register 16 Bytes	119h	Register 16 Bytes	199
RCREG	1Ah	SEDITO	9Ah	TO Bytes	11Ah	TO Dytes	194
CCPR2L	1Bh		9Bh		11Bh		19E
CCPR2H	1Ch		9Ch		11Ch		190
CCP2CON	1Dh		9Dh		11Dh		190
0012001	1Eh		9Eh		11Eh		19E
	1Fh		9Fh		11Fh		19F
	20h		-		120h		-
	2011		A0h		12011		1A0
General Purpose Register 96 Bytes		General Purpose Register 80 Bytes	EFh	General Purpose Register 80 Bytes	16Fh	General Purpose Register 80 Bytes	1EF
	7Fh	accesses 70h-7Fh in Bank 0	F0h FFh	accesses 70h-7Fh in Bank 0	170h 17Fh	accesses 70h-7Fh in Bank 0	1FC
Bank 0		Bank 1		Bank 2		Bank 3	
Not a physical	register.	mory locations, read					
		ytes of data memo		nks 1, 2, and 3 are			

4-3:	SPECIA		TION RE	GISTER	S FOR T	HE PIC1	6C63/R6	3 (Cont	.'d)	
Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other resets <sup>(3)</sup>
INDF	Addressing	this location	uses conte	nts of FSR to	address dat	a memory (n	ot a physica	register)	0000 0000	0000 0000
OPTION	RBPU	INTEDG	TOCS	TOSE	PSA	PS2	PS1	PS0	1111 1111	1111 1111
PCL	Program Co	ounter's (PC)	Least Sig	nificant Byte					0000 0000	0000 0000
STATUS	IRP <sup>(4)</sup>	RP1 <sup>(4)</sup>	RP0	TO	PD	Z	DC	с	0001 1xxx	000q quuu
FSR	Indirect data	a memory ac	ldress point	er					xxxx xxxx	uuuu uuuu
TRISA	_	_	PORTA Da	ta Direction F	Register				11 1111	11 1111
TRISB	PORTB Dat	a Direction F	Register						1111 1111	1111 1111
TRISC	PORTC Dat	ta Direction I	Register						1111 1111	1111 1111
_	Unimpleme	nted							_	_
_	Unimpleme	nted							_	_
PCLATH	—	_	_	Write Buffer	for the uppe	er 5 bits of the	e Program C	ounter	0 0000	0 0000
INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000 000x	0000 000u
PIE1	(5)	(5)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
PIE2	—	-	-	_	_	_	_	CCP2IE	0	0
PCON	_			_	_	_	POR	BOR	qq	uu
_	Unimpleme	nted							-	_
_	Unimpleme	nted							_	_
_	Unimpleme	nted							-	_
PR2	Timer2 Peri	od Register							1111 1111	1111 1111
SSPADD	Synchronou	is Serial Por	t (I <sup>2</sup> C mode)	Address Re	gister				0000 0000	0000 0000
SSPSTAT	—	_	D/A	Р	S	R/W	UA	BF	00 0000	00 0000
_	Unimpleme	nted							-	_
—	Unimpleme	nted							-	-
_	Unimpleme	nted							-	—
TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
SPBRG	Baud Rate	Generator R	egister						0000 0000	0000 0000
_	Unimpleme	nted							_	_
_	Unimpleme	nted							_	_
_	Unimpleme	nted							_	_
_	Unimpleme	nted							-	-
_	Unimplemented — —									
_	Unimpleme	nted							-	_
	Name INDF OPTION PCL STATUS FSR TRISA TRISA TRISC PCLATH INTCON PIE1 PIE2 PCON PIE2 SSPADD SSPSTAT PR2 SSPADD SSPSTAT	Name     Bit 7       INDF     Addressing       OPTION     RBPU       PCL     Program Co       STATUS     IRP(4)       FSR     Indirect data       TRISA     PORTB Data       TRISC     VIImpleme       —     Unimpleme       PCLATH     —       PIE1     (5)       PIE2     —       PCON     —       —     Unimpleme       —     Unimpleme	NameBit 7Bit 6INDFAddressing this locationOPTIONRBPUINTEDGPCLProgram Curter's (PC)STATUSIRP(4)RP1(4)FSRIndirect datamemory acTRISA——TRISAPORTB DataDirection FTRISCPORTB DataDirection FMainedMiniplementedMiniplementedPCLATH——PCLATH——PCLATH——PCONGIEPEIEPIE2Indicet data—Miniplemented——Miniplemented——PCON——PCON——Miniplemented—Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented——Miniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented—MiniplementedMiniplemented— </td <td>NameBit 7Bit 6Bit 5INDFAddressing is locationOPTIONRBPUINTEDGTOCSPCLProgramPCLProgramSTATUSIRP(4)RP1(4)RPCIndirect dataTRISA——PORTB DataDirectionTRISBPORTB DataDIRGTDirectionTRISCPORTB DataPORTA DaDirectionTRISCPORTB DataPILATH——UnimplementPCLATH—Minoplem—PCONGIEPIE1(5)INTCONGIEPIE2—UnimplementedPCON——UnimplementedPCON——UnimplementedPCON——UnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode)SSPSTAT——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented<td>NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP1<sup>(4)</sup>RP0TOFSRIndirect datamemory address pointerTRISAPORTA DataDirection RegisterTRISA—TRISA——PORTA DataDirection FTRISBPORTB DataDirection RegisterTOTRISCPORTC DataDirection RegisterTOPCLATH———UnimplementedUnimplementedPIE1(5)(5)RCIEPIE2———UnimplementedUnimplementedPCON———UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode) Address RegisterSSPSTAT——D/Ä&lt;</td>PUnimplementedUnimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—&lt;</td> <td>NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPIE1(5)(5)RCIEINTEPIE2————Mumplemented———PCON———Unimplemented——UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode)Address RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode)Address Register—Unimplemented———Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—</td> <td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF         Addressirs         INTEDG         TOCS         TOSE         PSA         PS2           PCL         Program Counter's (PC)         Least Significant Byte         Versite         Ve</td> <td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           INDF         Addressing this location uses contents of FSR to address data memory (not a physical OPTION         RBPU         INTEDG         TOSS         PSA         PS2         PS1           PCL         Program Conter's (PC)         Least Significant Byte         STATUS         IRP<sup>(4)</sup>         RP1         RP0         TO         PD         Z         DC           FSR         Indirect data         memory address pointer         FSR         Indirect data         DC         PORTA Data Direction Register           TRISA         —         —         PORTA Data Direction Register         Unimplemented         Unimplemented         INTE         RBIE         TOIF         INTE         PCLATH         —         —         —         Write Buffer for the upper 5 bits of the Program C         INTE         INTE         INTE         INTE         INTE         INTE         INTE         PCLATH         —         —         —         —         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         <t< td=""><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMR1E         TMR1IE         TMR1IE         TMR1IE         TMR1I</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp<sup>(4)</sup>         RP10         RP0         TO         PD         Z         DC         C         0000         0000         0000         0000         1111         1111         111</td></t<></td>	NameBit 7Bit 6Bit 5INDFAddressing is locationOPTIONRBPUINTEDGTOCSPCLProgramPCLProgramSTATUSIRP(4)RP1(4)RPCIndirect dataTRISA——PORTB DataDirectionTRISBPORTB DataDIRGTDirectionTRISCPORTB DataPORTA DaDirectionTRISCPORTB DataPILATH——UnimplementPCLATH—Minoplem—PCONGIEPIE1(5)INTCONGIEPIE2—UnimplementedPCON——UnimplementedPCON——UnimplementedPCON——UnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode)SSPSTAT——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented <td>NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP<sup>(4)</sup>RP1<sup>(4)</sup>RP0TOFSRIndirect datamemory address pointerTRISAPORTA DataDirection RegisterTRISA—TRISA——PORTA DataDirection FTRISBPORTB DataDirection RegisterTOTRISCPORTC DataDirection RegisterTOPCLATH———UnimplementedUnimplementedPIE1(5)(5)RCIEPIE2———UnimplementedUnimplementedPCON———UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I<sup>2</sup>C mode) Address RegisterSSPSTAT——D/Ä&lt;</td> PUnimplementedUnimplementedUnimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—<	NameBit 7Bit 6Bit 5Bit 4INDFAddressing this locationUNTEDGTOCSTOSEPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP <sup>(4)</sup> RP1 <sup>(4)</sup> RP0TOFSRIndirect datamemory address pointerTRISAPORTA DataDirection RegisterTRISA—TRISA——PORTA DataDirection FTRISBPORTB DataDirection RegisterTOTRISCPORTC DataDirection RegisterTOPCLATH———UnimplementedUnimplementedPIE1(5)(5)RCIEPIE2———UnimplementedUnimplementedPCON———UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode) Address RegisterSSPSTAT——D/Ä<	NameBit 7Bit 6Bit 5Bit 4Bit 3INDFAddressing this location uses contents of FSR to address datOPTIONRBPUINTEDGTOCSTOSEPSAPCLProgram Counter's (PC)Least Significant ByteSTATUSIRP <sup>(4)</sup> RP0TOPDFSRIndirect datamemory address pointerTPTTRISA——PORTA Data Direction RegisterTRISBPORTB DataDirection RegisterTRISCPORTC DataDirection RegisterTRISCPORTC DataDirection Register—UnimplementedINTERBIEPIE1(5)(5)RCIEINTEPIE2————Mumplemented———PCON———Unimplemented——UnimplementedUnimplementedPR2Timer2 Period RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode)Address RegisterSSPADDSynchronous Serial Port (I <sup>2</sup> C mode)Address Register—Unimplemented———Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented——Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—Unimplemented—	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2           INDF         Addressirs         INTEDG         TOCS         TOSE         PSA         PS2           PCL         Program Counter's (PC)         Least Significant Byte         Versite         Ve	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1           INDF         Addressing this location uses contents of FSR to address data memory (not a physical OPTION         RBPU         INTEDG         TOSS         PSA         PS2         PS1           PCL         Program Conter's (PC)         Least Significant Byte         STATUS         IRP <sup>(4)</sup> RP1         RP0         TO         PD         Z         DC           FSR         Indirect data         memory address pointer         FSR         Indirect data         DC         PORTA Data Direction Register           TRISA         —         —         PORTA Data Direction Register         Unimplemented         Unimplemented         INTE         RBIE         TOIF         INTE         PCLATH         —         —         —         Write Buffer for the upper 5 bits of the Program C         INTE         INTE         INTE         INTE         INTE         INTE         INTE         PCLATH         —         —         —         —         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         …         … <t< td=""><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMR1E         TMR1IE         TMR1IE         TMR1IE         TMR1I</td><td>Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp<sup>(4)</sup>         RP1<sup>(4)</sup>         RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp<sup>(4)</sup>         RP10         RP0         TO         PD         Z         DC         C         0000         0000         0000         0000         1111         1111         111</td></t<>	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           OPTION         RBPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0           PCL         Program Counter's (PC)         Least Significant Byte          TC         C         C           STATUS         IRP(4)         RP1(4)         RP0         TO         PD         Z         DC         C           FSR         Indirect data memory address pointer         Indirect data memory address pointer         T         T         C         C           FIRISA         —         —         PORTA Data Direction Register         T         T         RBIE         TO         FSR         Name         FSI S         Still of the Program Counter           PCLATH         —         —         Mrite Buffer for the upper 5 bits of the Program Counter         INTE         RBIE         TMR1E         TMR1IE         TMR1IE         TMR1IE         TMR1I	Name         Bit 7         Bit 6         Bit 5         Bit 4         Bit 3         Bit 2         Bit 1         Bit 0         Value on: POR, BOR           INDF         Addressing this location uses contents of FSR to address data memory (not a physical register)         0000         0000           OPTION         REPU         INTEDG         TOCS         TOSE         PSA         PS2         PS1         PS0         1111         1111           PCL         Program Counter's (PC)         Least Significant Byte          0000         0000         0000           STATUS         Inp <sup>(4)</sup> RP1 <sup>(4)</sup> RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp <sup>(4)</sup> RP1 <sup>(4)</sup> RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp <sup>(4)</sup> RP1 <sup>(4)</sup> RP0         TO         PD         Z         DC         C         0001         1xxx           STATUS         Inp <sup>(4)</sup> RP10         RP0         TO         PD         Z         DC         C         0000         0000         0000         0000         1111         1111         111

 TABLE 4-3:
 SPECIAL FUNCTION REGISTERS FOR THE PIC16C63/R63 (Cont.'d)

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.


4: The IRP and RP1 bits are reserved on the PIC16C63/R63, always maintain these bits clear.

5: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C63/R63, always maintain these bits clear.

R/W-0	R/W-0	R/W-0 RCIE	R/W-0 TXIE	R/W-0 SSPIE	R/W-0 CCP1IE	R/W-0 TMR2IE	R/W-0 TMR1IE	R = Readable bit				
bit7			I			I	bit0	<ul> <li>W = Writable bit</li> <li>U = Unimplemented bit, read as '0'</li> <li>n = Value at POR reset</li> </ul>				
bit 7-6:	Reserved:	Reserved: Always maintain these bits clear.										
bit 5:	<b>RCIE:</b> USART Receive Interrupt Enable bit 1 = Enables the USART receive interrupt 0 = Disables the USART receive interrupt											
bit 4:	<b>TXIE:</b> USART Transmit Interrupt Enable bit 1 = Enables the USART transmit interrupt 0 = Disables the USART transmit interrupt											
bit 3:	SSPIE: Syr 1 = Enables 0 = Disable	s the SSP i	nterrupt	Interrupt Er	nable bit							
bit 2:	<b>CCP1IE</b> : C 1 = Enables 0 = Disable	s the CCP1	interrupt	oit								
bit 1:	TMR2IE: TMR2 to PR2 Match Interrupt Enable bit 1 = Enables the TMR2 to PR2 match interrupt 0 = Disables the TMR2 to PR2 match interrupt											
bit 0:	<b>TMR1IE</b> : T 1 = Enables 0 = Disable	s the TMR	l overflow i	nterrupt	t							

#### FIGURE 4-13: PIE1 REGISTER FOR PIC16C63/R63/66 (ADDRESS 8Ch)

#### FIGURE 4-14: PIE1 REGISTER FOR PIC16C64/64A/R64 (ADDRESS 8Ch)



#### 4.2.2.8 PCON REGISTER


#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


The Power Control register (PCON) contains a flag bit to allow differentiation between a Power-on Reset to an external MCLR reset or WDT reset. Those devices with brown-out detection circuitry contain an additional bit to differentiate a Brown-out Reset condition from a Poweron Reset condition.

#### Note: BOR is unknown on Power-on Reset. It must then be set by the user and checked on subsequent resets to see if BOR is clear, indicating a brown-out has occurred. The BOR status bit is a "don't care" and is not necessarily predictable if the brown-out circuit is disabled (by clearing the BODEN bit in the Configuration word).

# FIGURE 4-22: PCON REGISTER FOR PIC16C62/64/65 (ADDRESS 8Eh)



## FIGURE 4-23: PCON REGISTER FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67 (ADDRESS 8Eh)



#### 7.0 TIMER0 MODULE

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
  - Read and write capability
  - Interrupt on overflow from FFh to 00h
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit T0CS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS. In this mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.


The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

#### 7.1 TMR0 Interrupt


#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The TMR0 interrupt is generated when the register (TMR0) overflows from FFh to 00h. This overflow sets interrupt flag bit T0IF (INTCON<2>). The interrupt can be masked by clearing enable bit T0IE (INTCON<5>). Flag bit T0IF must be cleared in software by the TImer0 interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. Figure 7-4 displays the Timer0 interrupt timing.



#### FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALER



© 1997-2013 Microchip Technology Inc.

#### 11.5.1 SLAVE MODE

PIC16C6X

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge ( $\overline{ACK}$ ) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this ACK pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-4 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the  $I^2C$  specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

#### 11.5.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The

address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- a) The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-16). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit  $R/\overline{W}$  (SSPSTAT-2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7-9 for slave-transmitter:

- 1. Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- 3. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 4. Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA.
- 6. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- 7. Receive repeated START condition.
- 8. Receive first (high) byte of Address (bits SSPIF and BF are set).
- 9. Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

#### TABLE 11-4: DATA TRANSFER RECEIVED BYTE ACTIONS


	ts as Data s Received			Set bit SSPIF		
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)		
0	0	Yes	Yes	Yes		
1	0	No	No	Yes		
1	1	No	No	Yes		
0	1	No	No	Yes		

Steps to follow when setting up an Asynchronous Transmission:


- 1. Initialize the SPBRG register for the appropriate baud rate. If a high speed baud rate is desired, then set bit BRGH. (Section 12.1).
- 2. Enable the asynchronous serial port by clearing bit SYNC and setting bit SPEN.
- 3. If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set transmit bit TX9.

- 5. Enable the transmission by setting bit TXEN, which will also set bit TXIF.
- 6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- 7. Load data to the TXREG register (starts transmission).

# FIGURE 12-8: ASYNCHRONOUS MASTER TRANSMISSION



#### FIGURE 12-9: ASYNCHRONOUS MASTER TRANSMISSION (BACK TO BACK)



#### TABLE 12-6: REGISTERS ASSOCIATED WITH ASYNCHRONOUS TRANSMISSION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR	Value on all other Resets
0Ch	PIR1	PSPIF <sup>(1)</sup>	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
18h	RCSTA	SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D	0000 -00x	0000 -00x
19h	TXREG	USART Tra	ansmit R	egister						0000 0000	0000 0000
8Ch	PIE1	PSPIE <sup>(1)</sup>	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
98h	TXSTA	CSRC	TX9	TXEN	SYNC	_	BRGH	TRMT	TX9D	0000 -010	0000 -010
99h	SPBRG	G Baud Rate Generator Register								0000 0000	0000 0000

Legend: x = unknown, - = unimplemented locations read as '0'. Shaded cells are not used for Asynchronous Transmission.

Note 1: PSPIF and PSPIE are reserved on the PIC16C63/R63/66, always maintain these bits clear.

2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

#### 13.6 Context Saving During Interrupts

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 13-1 stores and restores the STATUS and W registers. Example 13-2 stores and restores the STATUS, W, and PCLATH registers (Devices with paged program memory). For all PIC16C6X devices with greater than 1K of program memory (all devices except PIC16C61), the register, W\_TEMP, must be

defined in banks and must be defined at the same offset from the bank base address (i.e., if W\_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1, 0x120 in bank 2, and 0x1A0 in bank 3).

The examples:

- a) Stores the W register
- b) Stores the STATUS register in bank 0
- c) Stores PCLATH
- d) Executes ISR code
- e) Restores PCLATH
- f) Restores STATUS register (and bank select bit)
- g) Restores W register


#### EXAMPLE 13-1: SAVING STATUS AND W REGISTERS IN RAM (PIC16C61)

MOVWF SWAPF MOVWF : :(ISR) :	W_TEMP STATUS,W STATUS_TEMP	;Copy W to TEMP register, could be bank one or zero ;Swap status to be saved into W ;Save status to bank zero STATUS_TEMP register
SWAPF	STATUS_TEMP,W	;Swap STATUS_TEMP register into W ;(sets bank to original state)
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W_TEMP,F	;Swap W_TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

#### EXAMPLE 13-2: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM (ALL OTHER PIC16C6X DEVICES)

SWAPF CLRF	W_TEMP STATUS,W STATUS	;Copy W to TEMP register, could be bank one or zero ;Swap status to be saved into W ;bank 0, regardless of current bank, Clears IRP,RP1,RP0
MOVWF	STATUS_TEMP	;Save status to bank zero STATUS_TEMP register
MOVF	PCLATH, W	;Only required if using pages 1, 2 and/or 3
MOVWF	PCLATH_TEMP	;Save PCLATH into W
CLRF	PCLATH	;Page zero, regardless of current page
BCF	STATUS, IRP	;Return to Bank 0
MOVF	FSR, W	;Copy FSR to W
:(ISR)	FSR_TEMP	;Copy FSR from W to FSR_TEMP
: MOVF	PCLATH TEMP, W	·Pestore DCLATH
	PCLATH	;Move W into PCLATH
SWAPF		,
MOVWF	STATUS	;Move W into STATUS register
SWAPF	W TEMP,F	;Swap W TEMP
SWAPF	W_TEMP,W	;Swap W_TEMP into W

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67









FIGURE 16-20: IOH VS. VOH, VDD = 5V



# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


# 18.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2	opS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
т			
F	Frequency	т	Time
Lowerc	ase letters (pp) and their meanings:		
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
1	ase letters and their meanings:		
S			
F	Fall	P	Period
Н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
Tcc:st	(I <sup>2</sup> C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
FIGURE	18-1: LOAD CONDITIONS FOR DEVI	CE TIMING S	SPECIFICATIONS
	Load condition 1		Load condition 2
	N/ /0		
	VDD/2		
	J		
	$\leq$ RL		
	$\leq$		· ····
	• • • • • • • • • • • • • • • • • • •		Vss
	Pin CL		
	+		
	Vss	RL = 464Ω	
			for all pipe execut OSC2/CL/CUT
		CL = 50 pF	for all pins except OSC2/CLKOUT but including D and E outputs as ports
Note 1:	PORTD and PORTE are not	15-5	÷
	implemented on the	15 pF	for OSC2 output
	PIC16C62A/R62.		

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





# TABLE 18-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Parameter No.	Sym	Characteristic				Тур†	Max	Units	Conditions
50*	TccL	CCP1	No Prescaler	0.5Tcy + 20	—	—	ns		
		input low time	With Prescaler	PIC16 <b>C</b> 62A/R62/ 64A/R64	10	-	—	ns	
				PIC16 <b>LC</b> 62A/R62/ 64A/R64	20	-	—	ns	
51*	TccH	CCP1	No Prescaler		0.5Tcy + 20	_	_	ns	
		input high time	With Prescaler	PIC16 <b>C</b> 62A/R62/ 64A/R64	10	-	—	ns	
				PIC16 <b>LC</b> 62A/R62/ 64A/R64	20	-	—	ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-	—	ns	N = prescale value (1,4 or 16)
53*	TccR	CCP1 output rise ti	ime	PIC16 <b>C</b> 62A/R62/ 64A/R64	_	10	25	ns	
			PIC16 <b>LC</b> 62A/R62/ 64A/R64				45	ns	
54*	TccF	CCP1 output fall time		PIC16 <b>C</b> 62A/R62/ 64A/R64	_	10	25	ns	
				PIC16 <b>LC</b> 62A/R62/ 64A/R64	_	25	45	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

#### 19.1 DC Characteristics: PIC16C65-04 (Commercial, Industrial) PIC16C65-10 (Commercial, Industrial) PIC16C65-20 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)										
DC CHA	ARACTERISTICS	Operating temperature $-40^{\circ}C \leq TA \leq +85^{\circ}C$ for industrial and								
		$0^{\circ}C \leq TA \leq +70^{\circ}C$ for commercial								
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	v v	XT, RC and LP osc configuration HS osc configuration			
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V				
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details			
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details			
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)			
D013			-	13.5	30	mA	HS osc configuration Fosc = 20 MHz, VDD = 5.5V			
D020 D021 D021A	Power-down Current (Note 3, 5)	IPD		10.5 1.5 1.5	800 800 800	μΑ μΑ μΑ	$\label{eq:VDD} \begin{array}{l} VDD=4.0V, WDT \mbox{ enabled}, -40^\circ C \mbox{ to } +85^\circ C \\ VDD=4.0V, WDT \mbox{ disabled}, -0^\circ C \mbox{ to } +70^\circ C \\ VDD=4.0V, WDT \mbox{ disabled}, -40^\circ C \mbox{ to } +85^\circ C \end{array}$			

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

### Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### 21.2 DC Characteristics: PIC16LCR63/R65-04 (Commercial, Industrial)

				•		•	inless otherwise stated)
DC CHA	RACTERISTICS	Operatir	ng temp	perature	e -40 0°C		TA $\leq$ +85°C for industrial and TA $\leq$ +70°C for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001	Supply Voltage	Vdd	3.0	-	5.5	٧	LP, XT, RC osc configuration (DC - 4 MHz)
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	٧	BODEN configuration bit is enabled
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)
D010A			-	22.5	48	μA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled
D015*	Brown-out Reset Current (Note 6)	$\Delta$ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020	Power-down Current	IPD	-	7.5	30	μA	VDD = 3.0V, WDT enabled, -40°C to +85°C
D021	(Note 3, 5)		-	0.9	5	μA	VDD = $3.0V$ , WDT disabled, $0^{\circ}C$ to $+70^{\circ}C$
D021A			-	0.9	5	μA	VDD = 3.0V, WDT disabled, -40°C to +85°C
D023*	Brown-out Reset Current (Note 6)	$\Delta$ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

- $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.
- 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67


# 21.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2p	pS	3. Tcc:st	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
т			
F	Frequency	Т	Time
Lowerca	ase letters (pp) and their meanings:	L	
рр			
сс	CCP1	osc	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	sc	SCK
do	SDO	ss	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Upperca	ase letters and their meanings:		
S	-		
F	Fall	Р	Period
н	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
	(I <sup>2</sup> C specifications only)	2011	
CC			
HD	Hold	SU	Setup
ST	Tiold	30	Setup
DAT	DATA input hold	STO	STOP condition
STA	START condition	310	STOP condition
1			
FIGURE 2	21-1: LOAD CONDITIONS FOR DEVIC	CE TIMING S	PECIFICATIONS
	Load condition 1		Load condition 2
	VDD/2		
	φ		
	2		
	$\geq$ RL	F	Pin CL
			•
			Vss
		RL = 464Ω	
	•		for all size events 0000/01 KOUT
	Vss	•	for all pins except OSC2/CLKOUT but including D and E outputs as ports
Note 1:	PORTD and PORTE are not imple-		• • •
	mented on the PIC16CR63.	15 pF	for OSC2 output

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### FIGURE 22-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING




### TABLE 22-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
120*	TckH2dtV	SYNC XMIT (MASTER & SLAVE)	PIC16 <b>C</b> 66/67		—	80	ns	
		Clock high to data out valid	PIC16 <b>LC</b> 66/67	-	—	100	ns	
121*	Tckrf	Clock out rise time and fall time	PIC16 <b>C</b> 66/67		—	45	ns	
		(Master Mode)	PIC16LC66/67		—	50	ns	
122*	Tdtrf	Data out rise time and fall time	PIC16 <b>C</b> 66/67	_	—	45	ns	
			PIC16LC66/67	_	—	50	ns	

\* These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

#### FIGURE 22-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING




### TABLE 22-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Мах	Units	Conditions
125*	TdtV2ckL	SYNC RCV (MASTER & SLAVE) Data setup before CK $\downarrow$ (DT setup time)	15	_		ns	
126*	TckL2dtl	Data hold after CK $\downarrow$ (DT hold time)	15	_	-	ns	

These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# 24.14 Package Marking Information



Legend:	MMM	Microchip part number information
	XXX	Customer specific information*
	AA	Year code (last 2 digits of calender year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
	D <sub>1</sub>	Mask revision number for microcontroller
	D <sub>2</sub>	Mask revision number for EEPROM
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	line, it will b	t the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of naracters for customer specific information.

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

Transfer Acknowledge9	6
Transmission10	
ID Locations14	2
IDLE MODE	)4
In-circuit Serial Programming14	12
INDF	
Indirect Addressing 4	
Instruction Cycle 1	
Instruction Flow/Pipelining1	8
Instruction Format14	3
Instruction Set	
ADDLW	15
ADDWF14	
ANDLW14	-5
ANDWF14	5
BCF14	6
BSF14	
BTFSC	
BTFSS	
CALL	
CLRF14	
CLRW14	8
CLRWDT14	8
COMF	
DECF	
DECFSZ	
GOTO	
INCF	
INCFSZ15	
IORLW 15	
IORWF 15	52
MOVF15	52
MOVLW	52
MOVWF 15	52
NOP15	53
OPTION	53
RETFIE	53
RETLW	54
RETURN	54
RLF	55
RRF15	55
SLEEP	
SUBLW	
SUBWF	
SWAPF	
TRIS	
XORLW15	8
XORWF15	8
Section14	13
Summary Table14	14
INTCON	
INTE	
INTEDG	
Interrupt Edge Select bit, INTEDG	
Interrupt on Change Feature5	53
Interrupts	
Section	86
CCP7	'8
CCP1	38
CCP1 Flag bit4	
CCP2 Enable bit	
CCP2 Flag bit	
8	
Context Saving	
Parallel Slave Port Flag bit	
Parallel Slave Prot Read/Write Enable bit	
Port RB5 RB0/INT	
	<b>.</b>

Receive Flag bit 42
Timer0 65
Timer0, Timing 66
Timing Diagram, Wake-up from SLEEP 142
TMR0 138
USART Receive Enable bit 39
USART Transmit Enable bit 39
USART Transmit Flag bit 42
Wake-up 141
Wake-up from SLEEP 141
INTF
IRP
L
-
Loading the Program Counter 48
М
MPASM Assembler 159, 160
MPLAB-C 161
MPSIM Software Simulator 159, 161
0
-
OERR 106
One-Time-Programmable Devices7
OPCODE 143
Open-Drain
OPTION 25, 27, 29, 31, 33, 34
Oscillator Start-up Timer (OST) 123, 129
Oscillators
Block Diagram, External Parallel Resonant Crystal . 127
Capacitor Selection
Configuration 125
External Crystal Circuit 127
HS 125, 130
LP 125, 130
RC, Block Diagram 127
RC, Block Diagram
RC, Block Diagram         127           RC, Section         127           XT         125
RC, Block Diagram
RC, Block Diagram         127           RC, Section         127           XT         125           Overrun Error bit, OERR.         106
RC, Block Diagram         127           RC, Section         127           XT         125           Overrun Error bit, OERR.         106           P         105
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       84, 89
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       84, 89         Packaging Information       291
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       84, 89         Packaging Information       291         Parallel Slave Port       291
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       84, 89         Packaging Information       291
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       106         P       107         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39       PCL         24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39       PCL         24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       106         P       107         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39       92         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34         PCLATH       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         PORTD       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34         PCLATH       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130         PD       35, 131
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       106         P       107         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130         PD       25, 27, 29, 31, 33, 34, 130         PD       35, 131         PEIE       37
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       106         Packaging Information       291         Parallel Slave Port       291         PORTD       57         Section       61         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE.       43         PCLATH       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130         PD       35, 131         PEIE       37         Peripheral Interrupt Enable bit, PEIE       37
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39       7         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 30, 31, 32, 33, 34, 130         PD       35, 131         PEIE       37         Peripheral Interrupt Enable bit, PEIE.       37         PICDEM-1 Low-Cost PIC16/17 Demo Board       159, 160
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 130         PD       25, 27, 29, 31, 33, 34, 130         PD       35, 131         PEIE       37         Peripheral Interrupt Enable bit, PEIE       37         PICDEM-1 Low-Cost PIC16/17 Demo Board       159, 160         PICDEM-2 Low-Cost PIC16CXX Demo Board       159, 160
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR       106         P       106         P       84, 89         Packaging Information       291         Parallel Slave Port       291         Porallel Slave Port       57         Section       61         Parallel Slave Port Interrupt Flag bit, PSPIF.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130         PD       35, 131         PEIE       37         Peripheral Interrupt Enable bit, PEIE       37         PICDEM-1 Low-Cost PIC16/17 Demo Board       159, 160         PICDEM-2 Low-Cost PIC16CXX Demo Board       159, 160         PICDEM-3 Low-Cost PIC16CXX Demo Board       150, 160
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       84, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39       92         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130         PD       35, 131         PEIE       37         PICDEM-1 Low-Cost PIC16/17 Demo Board       159, 160         PICDEM-2 Low-Cost PIC16CXX Demo Board       159, 160         PICDEM-3 Low-Cost PIC16CXX Demo Board       159, 160         PICDEM-3 Low-Cost PIC16CXX Demo Board       159, 160         PICASTER In-Circuit Emulator       159         PICSTART Low-Cost Development System       159
RC, Block Diagram       127         RC, Section       127         XT       125         Overrun Error bit, OERR.       106         P       64, 89         Packaging Information       291         Parallel Slave Port       57         Section       61         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE.       43         Parallel Slave Port Read/Write Interrupt Enable bit, PSPIE 39       92         PCL       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34         PCLATH       24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 48         PCON       25, 27, 29, 31, 33, 34, 130         PD       75         Peripheral Interrupt Enable bit, PEIE       37         Peripheral Interrupt Enable bit, PEIE       37         PICDEM-1 Low-Cost PIC16/17 Demo Board       159, 160         PICDEM-3 Low-Cost PIC16CXX Demo Board       159, 160         PICDEM-3 Low-Cost PIC16CXX Demo Board       159, 160         PICDEM-3 Low-Cost PIC16CYX Demo Board       159, 160

Pin Functions

-