



Welcome to [E-XFL.COM](http://E-XFL.COM)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |   |
|----------------------------|---|
| Product Status             | Active  |
| Core Processor             | PIC   |
| Core Size                  | 8-Bit   |
| Speed                      | 10MHz   |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART   |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT   |
| Number of I/O              | 33  |
| Program Memory Size        | 14KB (8K x 14)  |
| Program Memory Type        | OTP   |
| EEPROM Size                | -   |
| RAM Size                   | 368 x 8   |
| Voltage - Supply (Vcc/Vdd) | 4V ~ 6V   |
| Data Converters            | -   |
| Oscillator Type            | External  |
| Operating Temperature      | 0°C ~ 70°C (TA)   |
| Mounting Type              | Surface Mount   |
| Package / Case             | 44-LCC (J-Lead)   |
| Supplier Device Package    | 44-PLCC (16.59x16.59)   |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16c67-10-l">https://www.e-xfl.com/product-detail/microchip-technology/pic16c67-10-l</a> |

## 2.0 PIC16C6X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C6X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C6X family of devices, there are four device "types" as indicated in the device number:

1. **C**, as in PIC16**C**64. These devices have EPROM type memory and operate over the standard voltage range.
2. **LC**, as in PIC16**LC**64. These devices have EPROM type memory and operate over an extended voltage range.
3. **CR**, as in PIC16**CR**64. These devices have ROM program memory and operate over the standard voltage range.
4. **LCR**, as in PIC16**LCR**64. These devices have ROM program memory and operate over an extended voltage range.

### 2.1 UV Erasable Devices

The UV erasable version, offered in Cerdip package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® Plus and PRO MATE® II programmers both support programming of the PIC16C6X.

### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

### 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

### 2.4 Serialized Quick-Turnaround Production (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

ROM devices do not allow serialization information in the program memory space. The user may have this information programmed in the data memory space.

For information on submitting ROM code, please contact your regional sales office.

### 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

For information on submitting ROM code, please contact your regional sales office.

# PIC16C6X

**TABLE 4-2: SPECIAL FUNCTION REGISTERS FOR THE PIC16C62/62A/R62**

| Address              | Name    | Bit 7  | Bit 6              | Bit 5   | Bit 4  | Bit 3           | Bit 2               | Bit 1   | Bit 0   | Value on:<br>POR,<br>BOR | Value on<br>all other<br>resets <sup>(3)</sup> |
|----------------------|---------|--|--------------------|---|--|-----------------|---------------------|---------|---------|--------------------------|--|
| Bank 0               |         |  |                    |   |  |                 |                     |         |         |                          |  |
| 00h <sup>(1)</sup>   | INDF    | Addressing this location uses contents of FSR to address data memory (not a physical register) |                    |   |  |                 |                     |         |         | 0000 0000                | 0000 0000                                      |
| 01h                  | TMR0    | Timer0 module's register   |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 02h <sup>(1)</sup>   | PCL     | Program Counter's (PC) Least Significant Byte  |                    |   |  |                 |                     |         |         | 0000 0000                | 0000 0000                                      |
| 03h <sup>(1)</sup>   | STATUS  | IRP <sup>(5)</sup>   | RP1 <sup>(5)</sup> | RP0   | $\overline{TO}$  | $\overline{PD}$ | Z                   | DC      | C       | 0001 1xxx                | 000q quuu                                      |
| 04h <sup>(1)</sup>   | FSR     | Indirect data memory address pointer   |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 05h                  | PORTA   | —  | —                  | PORTA Data Latch when written: PORTA pins when read |  |                 |                     |         |         | --xx xxxx                | --uu uuuu                                      |
| 06h                  | PORTB   | PORTB Data Latch when written: PORTB pins when read  |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 07h                  | PORTC   | PORTC Data Latch when written: PORTC pins when read  |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 08h                  | —       | Unimplemented  |                    |   |  |                 |                     |         |         | —                        | —  |
| 09h                  | —       | Unimplemented  |                    |   |  |                 |                     |         |         | —                        | —  |
| 0Ah <sup>(1,2)</sup> | PCLATH  | —  | —                  | —   | Write Buffer for the upper 5 bits of the Program Counter |                 |                     |         |         | --0 0000                 | --0 0000                                       |
| 0Bh <sup>(1)</sup>   | INTCON  | GIE  | PEIE               | TOIE  | INTE   | RBIE            | TOIF                | INTF    | RBIF    | 0000 000x                | 0000 000u                                      |
| 0Ch                  | PIR1    | (6)  | (6)                | —   | —  | SSPIF           | CCP1IF              | TMR2IF  | TMR1IF  | 00-- 0000                | 00-- 0000                                      |
| 0Dh                  | —       | Unimplemented  |                    |   |  |                 |                     |         |         | —                        | —  |
| 0Eh                  | TMR1L   | Holding register for the Least Significant Byte of the 16-bit TMR1 register                    |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 0Fh                  | TMR1H   | Holding register for the Most Significant Byte of the 16-bit TMR1 register                     |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 10h                  | T1CON   | —  | —                  | T1CKPS1   | T1CKPS0  | T1OSCEN         | $\overline{T1SYNC}$ | TMR1CS  | TMR1ON  | --00 0000                | --uu uuuu                                      |
| 11h                  | TMR2    | Timer2 module's register   |                    |   |  |                 |                     |         |         | 0000 0000                | 0000 0000                                      |
| 12h                  | T2CON   | —  | TOUTPS3            | TOUTPS2   | TOUTPS1  | TOUTPS0         | TMR2ON              | T2CKPS1 | T2CKPS0 | -000 0000                | -000 0000                                      |
| 13h                  | SSPBUF  | Synchronous Serial Port Receive Buffer/Transmit Register                                       |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 14h                  | SSPCON  | WCOL   | SSPOV              | SSPEN   | CKP  | SSPM3           | SSPM2               | SSPM1   | SSPM0   | 0000 0000                | 0000 0000                                      |
| 15h                  | CCPR1L  | Capture/Compare/PWM1 (LSB)   |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 16h                  | CCPR1H  | Capture/Compare/PWM1 (MSB)   |                    |   |  |                 |                     |         |         | xxxx xxxx                | uuuu uuuu                                      |
| 17h                  | CCP1CON | —  | —                  | CCP1X   | CCP1Y  | CCP1M3          | CCP1M2              | CCP1M1  | CCP1M0  | --00 0000                | --00 0000                                      |
| 18h-1Fh              | —       | Unimplemented  |                    |   |  |                 |                     |         |         | —                        | —  |

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'.

Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C62, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

6: PIE1<7:6> and PIR1<7:6> are reserved on the PIC16C62/62A/R62, always maintain these bits clear.

## 10.0 CAPTURE/COMPARE/PWM (CCP) MODULE(s)

| Applicable Devices |    |     |     |    |     |    |     |     |    |     |     |    |    |      |  |
|--------------------|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|------|--|
| 61                 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 | CCP1 |  |
| 61                 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 | CCP2 |  |

Each CCP (Capture/Compare/PWM) module contains a 16-bit register which can operate as a 16-bit capture register, as a 16-bit compare register, or as a PWM master/slave duty cycle register. Both the CCP1 and CCP2 modules are identical in operation, with the exception of the operation of the special event trigger. Table 10-1 and Table 10-2 show the resources and interactions of the CCP modules(s). In the following sections, the operation of a CCP module is described with respect to CCP1. CCP2 operates the same as CCP1, except where noted.

### CCP1 module:

Capture/Compare/PWM Register1 (CCPR1) is comprised of two 8-bit registers: CCPR1L (low byte) and CCPR1H (high byte). The CCP1CON register controls the operation of CCP1. All are readable and writable.

### CCP2 module:

Capture/Compare/PWM Register2 (CCPR2) is comprised of two 8-bit registers: CCPR2L (low byte) and CCPR2H (high byte). The CCP2CON register controls the operation of CCP2. All are readable and writable.

For use of the CCP modules, refer to the *Embedded Control Handbook*, "Using the CCP Modules" (AN594).

**TABLE 10-1: CCP MODE - TIMER RESOURCE**

| CCP Mode | Timer Resource |
|----------|----------------|
| Capture  | Timer1         |
| Compare  | Timer1         |
| PWM      | Timer2         |

**TABLE 10-2: INTERACTION OF TWO CCP MODULES**

| CCPx Mode | CCPy Mode | Interaction   |
|-----------|-----------|---|
| Capture   | Capture   | Same TMR1 time-base.  |
| Capture   | Compare   | The compare should be configured for the special event trigger, which clears TMR1.    |
| Compare   | Compare   | The compare(s) should be configured for the special event trigger, which clears TMR1. |
| PWM       | PWM       | The PWMs will have the same frequency, and update rate (TMR2 interrupt).              |
| PWM       | Capture   | None  |
| PWM       | Compare   | None  |

## 11.3 SPI Mode for PIC16C66/67

This section contains register definitions and operational characteristics of the SPI module on the PIC16C66 and PIC16C67 only.

**FIGURE 11-7: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)(PIC16C66/67)**

| R/W-0 | R/W-0 | R-0               | R-0 | R-0  | R-0               | R-0 | R-0 |
|-------|-------|-------------------|-----|------|-------------------|-----|-----|
| SMP   | CKE   | D/ $\overline{A}$ | P   | S    | R/ $\overline{W}$ | UA  | BF  |
| bit7  |       |                   |     | bit0 |                   |     |     |

R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as '0'  
- n =Value at POR reset

bit 7: **SMP:** SPI data input sample phase  
SPI Master Mode  
1 = Input data sampled at end of data output time  
0 = Input data sampled at middle of data output time  
SPI Slave Mode  
SMP must be cleared when SPI is used in slave mode

bit 6: **CKE:** SPI Clock Edge Select (Figure 11-11, Figure 11-12, and Figure 11-13)  
CKP = 0  
1 = Data transmitted on rising edge of SCK  
0 = Data transmitted on falling edge of SCK  
CKP = 1  
1 = Data transmitted on falling edge of SCK  
0 = Data transmitted on rising edge of SCK

bit 5: **D/ $\overline{A}$ :** Data/Address bit (I<sup>2</sup>C mode only)  
1 = Indicates that the last byte received or transmitted was data  
0 = Indicates that the last byte received or transmitted was address

bit 4: **P:** Stop bit (I<sup>2</sup>C mode only). This bit is cleared when the SSP module is disabled, or when the Start bit is detected last, SSPEN is cleared)  
1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)  
0 = Stop bit was not detected last

bit 3: **S:** Start bit (I<sup>2</sup>C mode only). This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last, SSPEN is cleared)  
1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)  
0 = Start bit was not detected last

bit 2: **R/ $\overline{W}$ :** Read/Write bit information (I<sup>2</sup>C mode only)  
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or  $\overline{ACK}$  bit.  
1 = Read  
0 = Write

bit 1: **UA:** Update Address (10-bit I<sup>2</sup>C mode only)  
1 = Indicates that the user needs to update the address in the SSPADD register  
0 = Address does not need to be updated

bit 0: **BF:** Buffer Full Status bit  
Receive (SPI and I<sup>2</sup>C modes)  
1 = Receive complete, SSPBUF is full  
0 = Receive not complete, SSPBUF is empty  
Transmit (I<sup>2</sup>C mode only)  
1 = Transmit in progress, SSPBUF is full  
0 = Transmit complete, SSPBUF is empty

# PIC16C6X

**FIGURE 13-2: CONFIGURATION WORD FOR PIC16C62/64/65**

|  |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
|--|---|---|---|---|---|---|---|------|-----|-------|------|-------|-------|-----------------------------------|
| —  | — | — | — | — | — | — | — | CP1  | CP0 | PWRTE | WDTE | FOSC1 | FOSC0 | Register: CONFIG<br>Address 2007h |
| bit13  |   |   |   |   |   |   |   | bit0 |     |       |      |       |       |                                   |
| bit 13-6: <b>Unimplemented:</b> Read as '1'            |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| bit 5-4: <b>CP1:CP0:</b> Code Protection bits          |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 11 = Code protection off                               |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 10 = Upper half of program memory code protected       |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 01 = Upper 3/4th of program memory code protected      |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 00 = All memory is code protected                      |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| bit 3: <b>PWRTE:</b> Power-up Timer Enable bit         |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 1 = Power-up Timer enabled                             |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 0 = Power-up Timer disabled                            |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| bit 2: <b>WDTE:</b> Watchdog Timer Enable bit          |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 1 = WDT enabled  |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 0 = WDT disabled                                       |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| bit 1-0: <b>FOSC1:FOSC0:</b> Oscillator Selection bits |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 11 = RC oscillator                                     |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 10 = HS oscillator                                     |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 01 = XT oscillator                                     |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |
| 00 = LP oscillator                                     |   |   |   |   |   |   |   |      |     |       |      |       |       |                                   |

**FIGURE 13-3: CONFIGURATION WORD FOR PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67**

|   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
|---|-----|-----|-----|-----|-----|---|-------|-----|-----|-------|------|-------|-------|-----------------------------------|
| CP1   | CP0 | CP1 | CP0 | CP1 | CP0 | — | BODEN | CP1 | CP0 | PWRTE | WDTE | FOSC1 | FOSC0 | Register: CONFIG<br>Address 2007h |
| bit13   |     |     |     |     |     |   |       |     |     |       |      |       | bit0  |                                   |
| bit 13-8: <b>CP1:CP0:</b> Code Protection bits <sup>(2)</sup>   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| bit 5:4: 11 = Code protection off   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 10 = Upper half of program memory code protected  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 01 = Upper 3/4th of program memory code protected   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 00 = All memory is code protected   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| bit 7: <b>Unimplemented:</b> Read as '1'  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| bit 6: <b>BODEN:</b> Brown-out Reset Enable bit <sup>(1)</sup>  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 1 = Brown-out Reset enabled   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 0 = Brown-out Reset disabled  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| bit 3: <b>PWRTE:</b> Power-up Timer Enable bit <sup>(1)</sup>   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 1 = Power-up Timer disabled   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 0 = Power-up Timer enabled  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| bit 2: <b>WDTE:</b> Watchdog Timer Enable bit   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 1 = WDT enabled   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 0 = WDT disabled  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| bit 1-0: <b>FOSC1:FOSC0:</b> Oscillator Selection bits  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 11 = RC oscillator  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 10 = HS oscillator  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 01 = XT oscillator  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 00 = LP oscillator  |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| Note 1: Enabling Brown-out Reset automatically enables Power-up Timer (PWRT) regardless of the value of bit PWRTE. Ensure the Power-up Timer is enabled anytime Brown-out Reset is enabled. |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |
| 2: All of the CP1:CP0 pairs have to be given the same value to implement the code protection scheme listed.   |     |     |     |     |     |   |       |     |     |       |      |       |       |                                   |

# PIC16C6X

## 13.3 Reset

### Applicable Devices

|    |    |     |     |    |     |    |     |     |    |     |     |    |    |
|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|
| 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |
|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|

The PIC16CXX differentiates between various kinds of reset:

- Power-on Reset (POR)
- $\overline{\text{MCLR}}$  reset during normal operation
- $\overline{\text{MCLR}}$  reset during SLEEP
- WDT Reset (normal operation)
- Brown-out Reset (BOR) - Not on PIC16C61/62/64/65

Some registers are not affected in any reset condition, their status is unknown on POR and unchanged in any other reset. Most other registers are reset to a “reset state” on Power-on Reset (POR), on  $\overline{\text{MCLR}}$  or WDT Reset, on  $\overline{\text{MCLR}}$  reset during SLEEP, and on Brown-out Reset (BOR). They are not affected by a WDT Wake-up, which is viewed as the resumption of normal operation.


The  $\overline{\text{TO}}$  and  $\overline{\text{PD}}$  bits are set or cleared differently in different reset situations as indicated in Table 13-7, Table 13-8, and Table 13-9. These bits are used in software to determine the nature of the reset. See Table 13-12 for a full description of reset states of all registers.

A simplified block diagram of the on-chip reset circuit is shown in Figure 13-9.

On the PIC16C62A/R62/63/R63/64A/R64/65A/R65/66/67, the  $\overline{\text{MCLR}}$  reset path has a noise filter to detect and ignore small pulses. See parameter #34 for pulse width specifications.

It should be noted that a WDT Reset does not drive the  $\overline{\text{MCLR}}$  pin low.

**FIGURE 13-9: SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT**



# PIC16C6X

## RETLW                    Return with Literal in W

Syntax:                [ *label* ]   RETLW   *k*

Operands:             $0 \leq k \leq 255$

Operation:             $k \rightarrow (W)$ ;  
                          TOS  $\rightarrow$  PC

Status Affected:    None

Encoding:            

|    |      |      |      |
|----|------|------|------|
| 11 | 01xx | kkkk | kkkk |
|----|------|------|------|

Description:           The W register is loaded with the eight bit literal 'k'. The program counter is loaded from the top of the stack (the return address). This is a two cycle instruction.

Words:                1

Cycles:                2

| Q Cycle Activity: | Q1           | Q2               | Q3           | Q4                             |
|-------------------|--------------|------------------|--------------|--------------------------------|
| 1st Cycle         | Decode       | Read literal 'k' | No-Operation | Write to W, Pop from the Stack |
| 2nd Cycle         | No-Operation | No-Operation     | No-Operation | No-Operation                   |

### Example

```
CALL TABLE    ;W contains table
                 ;offset value
•
•
•
TABLE ADDWF PC    ;W = offset
      RETLW k1    ;Begin table
      RETLW k2    ;
      •
      •
      RETLW kn    ; End of table

Before Instruction
      W  =  0x07
After Instruction
      W  =  value of k8
```

## RETURN                    Return from Subroutine

Syntax:                [ *label* ]   RETURN

Operands:            None

Operation:            TOS  $\rightarrow$  PC

Status Affected:    None

Encoding:            

|    |      |      |      |
|----|------|------|------|
| 00 | 0000 | 0000 | 1000 |
|----|------|------|------|

Description:           Return from subroutine. The stack is POPed and the top of the stack (TOS) is loaded into the program counter. This is a two cycle instruction.

Words:                1

Cycles:                2

| Q Cycle Activity: | Q1           | Q2           | Q3           | Q4                 |
|-------------------|--------------|--------------|--------------|--------------------|
| 1st Cycle         | Decode       | No-Operation | No-Operation | Pop from the Stack |
| 2nd Cycle         | No-Operation | No-Operation | No-Operation | No-Operation       |

### Example


```
RETURN
After Interrupt
      PC =  TOS
```



# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**FIGURE 15-5: TIMER0 EXTERNAL CLOCK TIMINGS**



**TABLE 15-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS**

| Parameter No. | Sym  | Characteristic         |                | Min  | Typ† | Max | Units | Conditions                          |
|---------------|------|------------------------|----------------|--|------|-----|-------|-------------------------------------|
| 40*           | Tt0H | T0CKI High Pulse Width | No Prescaler   | $0.5T_{CY} + 20$                                   | —    | —   | ns    | Must also meet parameter 42         |
|               |      |                        | With Prescaler | 10   | —    | —   | ns    |                                     |
| 41*           | Tt0L | T0CKI Low Pulse Width  | No Prescaler   | $0.5T_{CY} + 20$                                   | —    | —   | ns    | Must also meet parameter 42         |
|               |      |                        | With Prescaler | 10   | —    | —   | ns    |                                     |
| 42*           | Tt0P | T0CKI Period           | No Prescaler   | $T_{CY} + 40$                                      | —    | —   | ns    | N = prescale value (2, 4, ..., 256) |
|               |      |                        | With Prescaler | Greater of:<br>20 ns or<br>$\frac{T_{CY} + 40}{N}$ | —    | —   | ns    |                                     |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

---

---

|                    |    |    |     |     |    |     |    |     |     |    |     |     |    |    |
|--------------------|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|
| Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |
|--------------------|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|

NOTES:

# PIC16C6X

---

---

|                    |    |    |     |     |    |     |    |     |     |    |     |     |    |    |
|--------------------|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|
| Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |
|--------------------|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|

NOTES:

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**18.3 DC Characteristics:** **PIC16C62A/R62/64A/R64-04 (Commercial, Industrial, Extended)**  
**PIC16C62A/R62/64A/R64-10 (Commercial, Industrial, Extended)**  
**PIC16C62A/R62/64A/R64-20 (Commercial, Industrial, Extended)**  
**PIC16LC62A/R62/64A/R64-04 (Commercial, Industrial)**

| Standard Operating Conditions (unless otherwise stated) |  |   |                |       |         |       |   |
|---|--|---|----------------|-------|---------|-------|---|
| DC CHARACTERISTICS                                      |  | Operating temperature   |                |       |         |       |   |
|   |  | -40°C ≤ TA ≤ +125°C for extended,   |                |       |         |       |   |
|   |  | -40°C ≤ TA ≤ +85°C for industrial and   |                |       |         |       |   |
|   |  | 0°C ≤ TA ≤ +70°C for commercial   |                |       |         |       |   |
|   |  | Operating voltage VDD range as described in DC spec Section 18.1 and Section 18.2 |                |       |         |       |   |
| Param No.   | Characteristic   | Sym   | Min            | Typ † | Max     | Units | Conditions  |
| D030<br>D030A<br>D031<br>D032<br>D033                   | <b>Input Low Voltage</b><br>I/O ports                  | VIL   |                |       |         |       |   |
|   | with TTL buffer  |   | VSS            | -     | 0.15VDD | V     | For entire VDD range                              |
|   |  |   | VSS            | -     | 0.8V    | V     | 4.5V ≤ VDD ≤ 5.5V                                 |
|   | with Schmitt Trigger buffer                            |   | VSS            | -     | 0.2VDD  | V     |   |
|   | MCLR, OSC1 (in RC mode)                                |   | VSS            | -     | 0.2VDD  | V     |   |
| D040<br>D040A<br>D041<br>D042<br>D042A<br>D043          | OSC1 (in XT, HS and LP)                                | VIH   | VSS            | -     | 0.3VDD  | V     | Note1   |
|   | <b>Input High Voltage</b><br>I/O ports                 |   |                |       |         |       |   |
|   | with TTL buffer  |   | 2.0            | -     | VDD     | V     | 4.5V ≤ VDD ≤ 5.5V                                 |
|   |  |   | 0.25VDD + 0.8V | -     | VDD     | V     | For entire VDD range                              |
|   | with Schmitt Trigger buffer                            |   | 0.8VDD         | -     | VDD     | V     | For entire VDD range                              |
| D070  | MCLR   | IPURB   | 0.8VDD         | -     | VDD     | V     |   |
|   | OSC1 (XT, HS and LP)                                   |   | 0.7VDD         | -     | VDD     | V     | Note1   |
|   | OSC1 (in RC mode)                                      |   | 0.9VDD         | -     | VDD     | V     |   |
|   | PORTB weak pull-up current                             |   | 50             | 250   | 400     | µA    | VDD = 5V, VPIN = VSS                              |
|   |  |   |                |       |         |       |   |
| D060<br>D061<br>D063                                    | <b>Input Leakage Current</b> (Notes 2, 3)<br>I/O ports | IIL   | -              | -     | ±1      | µA    | VSS ≤ VPIN ≤ VDD, Pin at hi-impedance             |
|   | MCLR, RA4/T0CKI  |   | -              | -     | ±5      | µA    | VSS ≤ VPIN ≤ VDD                                  |
|   | OSC1   |   | -              | -     | ±5      | µA    | VSS ≤ VPIN ≤ VDD, XT, HS and LP osc configuration |
| D080<br>D080A<br>D083<br>D083A                          | <b>Output Low Voltage</b><br>I/O ports                 | VOL   | -              | -     | 0.6     | V     | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C          |
|   |  |   | -              | -     | 0.6     | V     | IOL = 7.0 mA, VDD = 4.5V, -40°C to +125°C         |
|   | OSC2/CLKOUT (RC osc config)                            |   | -              | -     | 0.6     | V     | IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C          |
|   |  |   | -              | -     | 0.6     | V     | IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C         |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**19.3 DC Characteristics:** **PIC16C65-04 (Commercial, Industrial)**  
**PIC16C65-10 (Commercial, Industrial)**  
**PIC16C65-20 (Commercial, Industrial)**  
**PIC16LC65-04 (Commercial, Industrial)**

| DC CHARACTERISTICS                                 |   | Standard Operating Conditions (unless otherwise stated)                                     |  |                            |   |                            |   |
|--|---|---|--|----------------------------|---|----------------------------|---|
|  |   | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and 0°C ≤ TA ≤ +70°C for commercial |  |                            |   |                            |   |
|  |   | Operating voltage VDD range as described in DC spec Section 19.1 and Section 19.2           |  |                            |   |                            |   |
| Param No.  | Characteristic  | Sym   | Min  | Typ †                      | Max   | Units                      | Conditions  |
| D030<br>D030A<br>D031<br>D032<br>D033              | <b>Input Low Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR, OSC1 (in RC mode)<br>OSC1 (in XT, HS and LP) | VIL   | VSS<br>VSS<br>VSS<br>VSS<br>VSS                                | -<br>-<br>-<br>-<br>-      | 0.15VDD<br>0.8V<br>0.2VDD<br>0.2VDD<br>0.3VDD | V<br>V<br>V<br>V<br>V      | For entire VDD range<br>4.5V ≤ VDD ≤ 5.5V<br><br>Note1  |
| D040<br>D040A<br><br>D041<br>D042<br>D042A<br>D043 | <b>Input High Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR<br>OSC1 (XT, HS and LP)<br>OSC1 (in RC mode) | VIH   | 2.0<br>0.25VDD + 0.8V<br>0.8VDD<br>0.8VDD<br>0.7 VDD<br>0.9VDD | -<br>-<br>-<br>-<br>-<br>- | VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD        | V<br>V<br>V<br>V<br>V<br>V | 4.5V ≤ VDD ≤ 5.5V<br>For entire VDD range<br><br>For entire VDD range<br><br>Note1                              |
| D070   | PORTB weak pull-up current  | IPURB   | 50   | 250                        | 400   | μA                         | VDD = 5V, VPIN = VSS  |
| D060<br><br>D061<br>D063                           | <b>Input Leakage Current</b><br>(Notes 2, 3)<br>I/O ports<br>MCLR, RA4/T0CKI<br>OSC1  | IIL   | -<br>-<br>-  | -<br>-<br>-                | ±1<br>±5<br>±5                                | μA<br>μA<br>μA             | VSS ≤ VPIN ≤ VDD, Pin at hi-impedance<br>VSS ≤ VPIN ≤ VDD<br>VSS ≤ VPIN ≤ VDD, XT, HS, and LP osc configuration |
| D080<br><br>D083                                   | <b>Output Low Voltage</b><br>I/O ports<br>OSC2/CLKOUT (RC osc config)   | VOL   | -<br>-   | -<br>-                     | 0.6<br>0.6                                    | V<br>V                     | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C<br>IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C                            |
| D090<br><br>D092                                   | <b>Output High Voltage</b><br>I/O ports (Note 3)<br>OSC2/CLKOUT (RC osc config)   | VOH   | VDD-0.7<br>VDD-0.7   | -<br>-                     | -<br>-  | V<br>V                     | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C<br>IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C                          |
| D150*  | <b>Open-Drain High Voltage</b>  | VOD   | -  | -                          | 14  | V                          | RA4 pin   |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## 19.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

1. TppS2ppS
2. TppS
3. TCC:ST (I<sup>2</sup>C specifications only)
4. Ts (I<sup>2</sup>C specifications only)

| T |           | T |      |
|---|-----------|---|------|
| F | Frequency | T | Time |

Lowercase letters (pp) and their meanings:

|           |                   |     |                                    |
|-----------|-------------------|-----|------------------------------------|
| <b>pp</b> |                   | osc | OSC1                               |
| cc        | CCP1              | rd  | $\overline{RD}$                    |
| ck        | CLKOUT            | rw  | $\overline{RD}$ or $\overline{WR}$ |
| cs        | $\overline{CS}$   | sc  | SCK                                |
| di        | SDI               | ss  | $\overline{SS}$                    |
| do        | SDO               | t0  | T0CKI                              |
| dt        | Data in           | t1  | T1CKI                              |
| io        | I/O port          | wr  | $\overline{WR}$                    |
| mc        | $\overline{MCLR}$ |     |                                    |


Uppercase letters and their meanings:

|                            |                        |      |              |
|----------------------------|------------------------|------|--------------|
| <b>S</b>                   |                        | P    | Period       |
| F                          | Fall                   | R    | Rise         |
| H                          | High                   | V    | Valid        |
| I                          | Invalid (Hi-impedance) | Z    | Hi-impedance |
| L                          | Low                    |      |              |
| <b>I<sup>2</sup>C only</b> |                        | High | High         |
| AA                         | output access          | Low  | Low          |
| BUF                        | Bus free               |      |              |

TCC:ST (I<sup>2</sup>C specifications only)


|           |                 |     |                |
|-----------|-----------------|-----|----------------|
| <b>CC</b> |                 | SU  | Setup          |
| HD        | Hold            |     |                |
| <b>ST</b> |                 | STO | STOP condition |
| DAT       | DATA input hold |     |                |
| STA       | START condition |     |                |

FIGURE 19-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS



## 19.5 Timing Diagrams and Specifications

**FIGURE 19-2: EXTERNAL CLOCK TIMING**



**TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS**

| Parameter No. | Sym        | Characteristic                                    | Min | Typ† | Max    | Units | Conditions         |
|---------------|------------|---|-----|------|--------|-------|--------------------|
|               | Fosc       | <b>External CLKIN Frequency (Note 1)</b>          | DC  | —    | 4      | MHz   | XT and RC osc mode |
|               |            |   | DC  | —    | 4      | MHz   | HS osc mode (-04)  |
|               |            |   | DC  | —    | 10     | MHz   | HS osc mode (-10)  |
|               |            |   | DC  | —    | 20     | MHz   | HS osc mode (-20)  |
|               |            |   | DC  | —    | 200    | kHz   | LP osc mode        |
|               |            | <b>Oscillator Frequency (Note 1)</b>              | DC  | —    | 4      | MHz   | RC osc mode        |
|               |            |   | 0.1 | —    | 4      | MHz   | XT osc mode        |
|               |            |   | 4   | —    | 20     | MHz   | HS osc mode        |
|               |            |   | 5   | —    | 200    | kHz   | LP osc mode        |
|               |            |   |     |      |        |       |                    |
| 1             | Tosc       | <b>External CLKIN Period (Note 1)</b>             | 250 | —    | —      | ns    | XT and RC osc mode |
|               |            |   | 250 | —    | —      | ns    | HS osc mode (-04)  |
|               |            |   | 100 | —    | —      | ns    | HS osc mode (-10)  |
|               |            |   | 50  | —    | —      | ns    | HS osc mode (-20)  |
|               |            |   | 5   | —    | —      | μs    | LP osc mode        |
|               |            | <b>Oscillator Period (Note 1)</b>                 | 250 | —    | —      | ns    | RC osc mode        |
|               |            |   | 250 | —    | 10,000 | ns    | XT osc mode        |
|               |            |   | 250 | —    | 250    | ns    | HS osc mode (-04)  |
|               |            |   | 100 | —    | 250    | ns    | HS osc mode (-10)  |
|               |            |   | 50  | —    | 250    | ns    | HS osc mode (-20)  |
| 2             | TCY        | <b>Instruction Cycle Time (Note 1)</b>            | 200 | TCY  | DC     | ns    | TCY = 4/Fosc       |
|               |            |   |     |      |        |       |                    |
| 3             | TosL, TosH | <b>External Clock in (OSC1) High or Low Time</b>  | 50  | —    | —      | ns    | XT oscillator      |
|               |            |   | 2.5 | —    | —      | μs    | LP oscillator      |
|               |            |   | 15  | —    | —      | ns    | HS oscillator      |
| 4             | TosR, TosF | <b>External Clock in (OSC1) Rise or Fall Time</b> | —   | —    | 25     | ns    | XT oscillator      |
|               |            |   | —   | —    | 50     | ns    | LP oscillator      |
|               |            |   | —   | —    | 15     | ns    | HS oscillator      |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TCY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

## 20.2 DC Characteristics: PIC16LC63/65A-04 (Commercial, Industrial)

| DC CHARACTERISTICS |  | Standard Operating Conditions (unless otherwise stated)  |      |      |     |       |   |
|--------------------|--|--|------|------|-----|-------|---|
|                    |  | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and<br>0°C ≤ TA ≤ +70°C for commercial |      |      |     |       |   |
| Param No.          | Characteristic   | Sym  | Min  | Typ† | Max | Units | Conditions  |
| D001               | Supply Voltage   | VDD  | 2.5  | -    | 6.0 | V     | LP, XT, RC osc configuration (DC - 4 MHz)                       |
| D002*              | RAM Data Retention Voltage (Note 1)                        | VDR  | -    | 1.5  | -   | V     |   |
| D003               | VDD start voltage to ensure internal Power-on Reset signal | VPOR   | -    | VSS  | -   | V     | See section on Power-on Reset for details                       |
| D004*              | VDD rise rate to ensure internal Power-on Reset signal     | SVDD   | 0.05 | -    | -   | V/ms  | See section on Power-on Reset for details                       |
| D005               | Brown-out Reset Voltage                                    | BVDD   | 3.7  | 4.0  | 4.3 | V     | BODEN configuration bit is enabled                              |
| D010               | Supply Current (Note 2, 5)                                 | IDD  | -    | 2.0  | 3.8 | mA    | XT, RC osc configuration<br>FOSC = 4 MHz, VDD = 3.0V (Note 4)   |
| D010A              |  |  | -    | 22.5 | 48  | μA    | LP osc configuration<br>FOSC = 32 kHz, VDD = 3.0V, WDT disabled |
| D015*              | Brown-out Reset Current (Note 6)                           | ΔIBOR  | -    | 350  | 425 | μA    | BOR enabled, VDD = 5.0V   |
| D020               | Power-down Current (Note 3, 5)                             | IPD  | -    | 7.5  | 30  | μA    | VDD = 3.0V, WDT enabled, -40°C to +85°C                         |
| D021               |  |  | -    | 0.9  | 5   | μA    | VDD = 3.0V, WDT disabled, 0°C to +70°C                          |
| D021A              |  |  | -    | 0.9  | 5   | μA    | VDD = 3.0V, WDT disabled, -40°C to +85°C                        |
| D023*              | Brown-out Reset Current (Note 6)                           | ΔIBOR  | -    | 350  | 425 | μA    | BOR enabled, VDD = 5.0V   |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.


4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula  $I_r = VDD/2R_{ext}$  (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.


6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.



**FIGURE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING**



**FIGURE 21-5: BROWN-OUT RESET TIMING**



**TABLE 21-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS**

| Parameter No. | Sym   | Characteristic                                | Min | Typ†      | Max | Units | Conditions                |
|---------------|-------|---|-----|-----------|-----|-------|---------------------------|
| 30            | Tmcl  | MCLR Pulse Width (low)                        | 2   | —         | —   | μs    | VDD = 5V, -40°C to +125°C |
| 31*           | Twdt  | Watchdog Timer Time-out Period (No Prescaler) | 7   | 18        | 33  | ms    | VDD = 5V, -40°C to +125°C |
| 32            | Tost  | Oscillation Start-up Timer Period             | —   | 1024 TOSC | —   | —     | TOSC = OSC1 period        |
| 33*           | Tpwrt | Power-up Timer Period                         | 28  | 72        | 132 | ms    | VDD = 5V, -40°C to +125°C |
| 34            | Tioz  | I/O Hi-impedance from MCLR Low or WDT reset   | —   | —         | 2.1 | μs    |                           |
| 35            | TBOR  | Brown-out Reset Pulse Width                   | 100 | —         | —   | μs    | VDD ≤ BVDD (D005)         |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## 22.3 DC Characteristics: PIC16C66/67-04 (Commercial, Industrial, Extended) PIC16C66/67-10 (Commercial, Industrial, Extended) PIC16C66/67-20 (Commercial, Industrial, Extended) PIC16LC66/67-04 (Commercial, Industrial)

| <b>DC CHARACTERISTICS</b> <div> <b>Standard Operating Conditions (unless otherwise stated)</b><br/>           Operating temperature    <math>-40^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C}</math> for extended,<br/> <math>-40^{\circ}\text{C} \leq T_A \leq +85^{\circ}\text{C}</math> for industrial and<br/> <math>0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}</math> for commercial<br/>           Operating voltage <math>V_{DD}</math> range as described in DC spec Section 22.1<br/>           and Section 22.2         </div> |   |          |  |                                |  |                                |  |
|---|---|----------|--|--------------------------------|--|--------------------------------|--|
| Param No.   | Characteristic  | Sym      | Min  | Typ †                          | Max  | Units                          | Conditions   |
| D030<br>D030A<br>D031<br>D032<br>D033   | <b>Input Low Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR, OSC1 (in RC mode)<br>OSC1 (in XT, HS and LP) | $V_{IL}$ | $V_{SS}$<br>$V_{SS}$<br>$V_{SS}$<br>$V_{SS}$<br>$V_{SS}$                                     | -<br>-<br>-<br>-<br>-          | $0.15V_{DD}$<br>$0.8V$<br>$0.2V_{DD}$<br>$0.2V_{DD}$<br>$0.3V_{DD}$      | V<br>V<br>V<br>V<br>V          | For entire $V_{DD}$ range<br>$4.5V \leq V_{DD} \leq 5.5V$<br><br>Note1   |
| D040<br>D040A<br><br>D041<br>D042<br>D042A<br>D043  | <b>Input High Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR<br>OSC1 (XT, HS and LP)<br>OSC1 (in RC mode) | $V_{IH}$ | $2.0$<br>$0.25V_{DD} + 0.8V$<br><br>$0.8V_{DD}$<br>$0.8V_{DD}$<br>$0.7V_{DD}$<br>$0.9V_{DD}$ | -<br>-<br><br>-<br>-<br>-<br>- | $V_{DD}$<br>$V_{DD}$<br><br>$V_{DD}$<br>$V_{DD}$<br>$V_{DD}$<br>$V_{DD}$ | V<br>V<br><br>V<br>V<br>V<br>V | $4.5V \leq V_{DD} \leq 5.5V$<br>For entire $V_{DD}$ range<br><br>For entire $V_{DD}$ range<br><br>Note1  |
| D070  | PORTB weak pull-up current  | IPURB    | 50   | 250                            | 400  | $\mu\text{A}$                  | $V_{DD} = 5V$ , $V_{PIN} = V_{SS}$   |
| D060<br><br>D061<br>D063  | <b>Input Leakage Current (Notes 2, 3)</b><br>I/O ports<br><br>MCLR, RA4/T0CKI<br>OSC1   | $I_{IL}$ | -  | -                              | $\pm 1$  | $\mu\text{A}$                  | $V_{SS} \leq V_{PIN} \leq V_{DD}$ , Pin at hi-impedance<br>$V_{SS} \leq V_{PIN} \leq V_{DD}$<br>$V_{SS} \leq V_{PIN} \leq V_{DD}$ , XT, HS and LP osc configuration  |
| D080<br><br>D080A<br><br>D083<br><br>D083A  | <b>Output Low Voltage</b><br>I/O ports<br><br><br>OSC2/CLKOUT (RC osc config)   | $V_{OL}$ | -  | -                              | 0.6  | V                              | $I_{OL} = 8.5\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$<br>$I_{OL} = 7.0\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$<br>$I_{OL} = 1.6\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$<br>$I_{OL} = 1.2\text{ mA}$ , $V_{DD} = 4.5V$ ,<br>$-40^{\circ}\text{C}$ to $+125^{\circ}\text{C}$ |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.


2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# PIC16C6X

## 24.12 44-Lead Plastic Surface Mount (MQFP 10x10 mm Body 1.6/0.15 mm Lead Form) (PQ)

**Notes:** For the most current package drawings, please see the Microchip Packaging Specification located at: <http://www.microchip.com/packaging>



| Package Group: Plastic MQFP |             |        |           |        |       |           |
|-----------------------------|-------------|--------|-----------|--------|-------|-----------|
| Symbol                      | Millimeters |        |           | Inches |       |           |
|                             | Min         | Max    | Notes     | Min    | Max   | Notes     |
| $\alpha$                    | 0°          | 7°     |           | 0°     | 7°    |           |
| A                           | 2.000       | 2.350  |           | 0.078  | 0.093 |           |
| A1                          | 0.050       | 0.250  |           | 0.002  | 0.010 |           |
| A2                          | 1.950       | 2.100  |           | 0.768  | 0.083 |           |
| b                           | 0.300       | 0.450  | Typical   | 0.011  | 0.018 | Typical   |
| C                           | 0.150       | 0.180  |           | 0.006  | 0.007 |           |
| D                           | 12.950      | 13.450 |           | 0.510  | 0.530 |           |
| D1                          | 9.900       | 10.100 |           | 0.390  | 0.398 |           |
| D3                          | 8.000       | 8.000  | Reference | 0.315  | 0.315 | Reference |
| E                           | 12.950      | 13.450 |           | 0.510  | 0.530 |           |
| E1                          | 9.900       | 10.100 |           | 0.390  | 0.398 |           |
| E3                          | 8.000       | 8.000  | Reference | 0.315  | 0.315 | Reference |
| e                           | 0.800       | 0.800  |           | 0.031  | 0.032 |           |
| L                           | 0.730       | 1.030  |           | 0.028  | 0.041 |           |
| N                           | 44          | 44     |           | 44     | 44    |           |
| CP                          | 0.102       | —      |           | 0.004  | —     |           |

|  |                                |
|--|--------------------------------|
| TMR0 .....   | 24, 26, 28, 30, 32, 34         |
| TMR0 Clock Source Select bit, T0CS .....             | 36                             |
| TMR0 Interrupt .....                                 | 65                             |
| TMR0 Overflow Interrupt Enable bit, T0IE .....       | 37                             |
| TMR0 Overflow Interrupt Flag bit, T0IF .....         | 37                             |
| TMR0 Prescale Selection Table .....                  | 36                             |
| TMR0 Source Edge Select bit, T0SE .....              | 36                             |
| TMR1 Overflow Interrupt Enable bit, TMR1IE .....     | 38                             |
| TMR1 Overflow Interrupt Flag bit, TMR1IF .....       | 41                             |
| TMR1CS .....   | 71                             |
| TMR1H .....  | 24, 26, 28, 30, 32, 34         |
| TMR1IE .....   | 38                             |
| TMR1IF .....   | 41                             |
| TMR1L .....  | 24, 26, 28, 30, 32, 34         |
| TMR1ON .....   | 71                             |
| TMR2 .....   | 24, 26, 28, 30, 32, 34         |
| TMR2 Register .....                                  | 75                             |
| TMR2 to PR2 Match Interrupt Enable bit, TMR2IE ..... | 38                             |
| TMR2 to PR2 Match Interrupt Flag bit, TMR2IF .....   | 41                             |
| TMR2IE .....   | 38                             |
| TMR2IF .....   | 41                             |
| TMR2ON .....   | 75                             |
| TO .....   | 35, 131                        |
| TOUPTS3:TOUTPS0 .....                                | 75                             |
| Transmit Enable bit, TXEN .....                      | 105                            |
| Transmit Shift Register Status bit, TRMT .....       | 105                            |
| Transmit Status and Control Register .....           | 105                            |
| TRISA .....  | 25, 27, 29, 31, 33, 34, 51     |
| TRISB .....  | 25, 27, 29, 31, 33, 34, 53     |
| TRISC .....  | 25, 27, 29, 31, 33, 34, 55, 94 |
| TRISD .....  | 25, 27, 29, 31, 33, 34, 57     |
| TRISE .....  | 25, 27, 29, 31, 33, 34, 58     |
| TRMT .....   | 105                            |
| TX9 .....  | 105                            |
| TX9D .....   | 105                            |
| TXEN .....   | 105                            |
| TXIE .....   | 39                             |
| TXIF .....   | 42                             |
| TXREG .....  | 24, 26, 28, 30, 32, 34         |
| TXSTA .....  | 25, 27, 29, 31, 33, 34, 105    |

## U

|   |        |
|---|--------|
| UA .....  | 84, 89 |
| Universal Synchronous Asynchronous Receiver Transmitter (USART) |        |
| Asynchronous Mode   |        |
| Setting Up Transmission .....                                   | 113    |
| Timing Diagram, Master Transmission .....                       | 113    |
| Transmitter .....   | 112    |
| Asynchronous Receiver   |        |
| Setting Up Reception .....                                      | 115    |
| Timing Diagram .....  | 114    |
| Asynchronous Receiver Mode                                      |        |
| Block Diagram .....   | 114    |
| Section .....   | 114    |
| Section .....   | 105    |
| Synchronous Master Mode   |        |
| Reception .....   | 118    |
| Section .....   | 116    |
| Setting Up Reception .....                                      | 118    |
| Setting Up Transmission .....                                   | 116    |
| Timing Diagram, Reception .....                                 | 119    |
| Timing Diagram, Transmission .....                              | 117    |
| Transmission .....  | 116    |

## Synchronous Slave Mode

|   |        |
|---|--------|
| Reception .....                                 | 120    |
| Section .....                                   | 120    |
| Setting Up Reception .....                      | 120    |
| Setting Up Transmission .....                   | 120    |
| Transmit .....                                  | 120    |
| Transmit Block Diagram .....                    | 112    |
| Update Address bit, UA .....                    | 84, 89 |
| USART Receive Interrupt Enable bit, RCIE .....  | 39     |
| USART Receive Interrupt Flag bit, RCIF .....    | 42     |
| USART Transmit Interrupt Enable bit, TXIE ..... | 39     |
| USART Transmit Interrupt Flag bit, TXIF .....   | 42     |
| UV Erasable Devices .....                       | 7      |

## W

|  |        |
|--|--------|
| Wake-up from Sleep .....               | 141    |
| Wake-up on Key Depression .....        | 53     |
| Wake-up Using Interrupts .....         | 141    |
| Watchdog Timer (WDT)                   |        |
| Block Diagram .....                    | 140    |
| Period .....                           | 140    |
| Programming Considerations .....       | 140    |
| Section .....                          | 140    |
| WCOL .....                             | 85, 90 |
| Weak Internal Pull-ups .....           | 53     |
| Write Collision Detect bit, WCOL ..... | 85, 90 |

## X

|                 |     |
|-----------------|-----|
| XMIT_MODE ..... | 104 |
| XT .....        | 130 |

## Z

|                |       |
|----------------|-------|
| Z .....        | 35    |
| Zero bit ..... | 9, 35 |

|  |     |   |     |
|--|-----|---|-----|
| Figure 23-12: SPI Slave Mode Timing (CKE = 1) .....  | 276 | Figure 24-29: Typical IDD vs. Frequency<br>(HS Mode, 25°C) .....          | 290 |
| Figure 23-13: I <sup>2</sup> C Bus Start/Stop Bits Timing .....  | 278 | Figure 24-30: Maximum IDD vs. Frequency<br>(HS Mode, -40°C to 85°C) ..... | 290 |
| Figure 23-14: I <sup>2</sup> C Bus Data Timing .....   | 279 |   |     |
| Figure 23-15: USART Synchronous Transmission<br>(Master/Slave) Timing .....                                      | 280 |   |     |
| Figure 23-16: USART Synchronous Receive<br>(Master/Slave) Timing .....   | 280 |   |     |
| Figure 24-1: Typical IPD vs. VDD<br>(WDT Disabled, RC Mode) .....  | 281 |   |     |
| Figure 24-2: Maximum IPD vs. VDD<br>(WDT Disabled, RC Mode) .....  | 281 |   |     |
| Figure 24-3: Typical IPD vs. VDD @ 25°C<br>(WDT Enabled, RC Mode) .....  | 282 |   |     |
| Figure 24-4: Maximum IPD vs. VDD<br>(WDT Enabled, RC Mode) .....   | 282 |   |     |
| Figure 24-5: Typical RC Oscillator<br>Frequency vs. VDD .....  | 282 |   |     |
| Figure 24-6: Typical RC Oscillator<br>Frequency vs. VDD .....  | 282 |   |     |
| Figure 24-7: Typical RC Oscillator<br>Frequency vs. VDD .....  | 282 |   |     |
| Figure 24-8: Typical IPD vs. VDD Brown-out<br>Detect Enabled (RC Mode) .....                                     | 283 |   |     |
| Figure 24-9: Maximum IPD vs. VDD Brown-out<br>Detect Enabled<br>(85°C to -40°C, RC Mode) .....                   | 283 |   |     |
| Figure 24-10: Typical IPD vs. Timer1 Enabled<br>(32 kHz, RC0/RC1 = 33 pF/33 pF,<br>RC Mode) .....                | 283 |   |     |
| Figure 24-11: Maximum IPD vs. Timer1 Enabled<br>(32 kHz, RC0/RC1 = 33 pF/33 pF,<br>85°C to -40°C, RC Mode) ..... | 283 |   |     |
| Figure 24-12: Typical IDD vs. Frequency<br>(RC Mode @ 22 pF, 25°C) .....   | 284 |   |     |
| Figure 24-13: Maximum IDD vs. Frequency<br>(RC Mode @ 22 pF, -40°C to 85°C) .....                                | 284 |   |     |
| Figure 24-14: Typical IDD vs. Frequency<br>(RC Mode @ 100 pF, 25°C) .....  | 285 |   |     |
| Figure 24-15: Maximum IDD vs. Frequency<br>(RC Mode @ 100 pF, -40°C to 85°C) .....                               | 285 |   |     |
| Figure 24-16: Typical IDD vs. Frequency<br>(RC Mode @ 300 pF, 25°C) .....  | 286 |   |     |
| Figure 24-17: Maximum IDD vs. Frequency<br>(RC Mode @ 300 pF, -40°C to 85°C) .....                               | 286 |   |     |
| Figure 24-18: Typical IDD vs. Capacitance @ 500 kHz<br>(RC Mode) .....   | 287 |   |     |
| Figure 24-19: Transconductance(gm) of HS<br>Oscillator vs. VDD .....   | 287 |   |     |
| Figure 24-20: Transconductance(gm) of LP<br>Oscillator vs. VDD .....   | 287 |   |     |
| Figure 24-21: Transconductance(gm) of XT<br>Oscillator vs. VDD .....   | 287 |   |     |
| Figure 24-22: Typical XTAL Startup Time vs. VDD<br>(LP Mode, 25°C) .....   | 288 |   |     |
| Figure 24-23: Typical XTAL Startup Time vs. VDD<br>(HS Mode, 25°C) .....   | 288 |   |     |
| Figure 24-24: Typical XTAL Startup Time vs. VDD<br>(XT Mode, 25°C) .....   | 288 |   |     |
| Figure 24-25: Typical IDD vs. Frequency<br>(LP Mode, 25°C) .....   | 289 |   |     |
| Figure 24-26: Maximum IDD vs. Frequency<br>(LP Mode, 85°C to -40°C) .....  | 289 |   |     |
| Figure 24-27: Typical IDD vs. Frequency<br>(XT Mode, 25°C) .....   | 289 |   |     |
| Figure 24-28: Maximum IDD vs. Frequency<br>(XT Mode, -40°C to 85°C) .....  | 289 |   |     |