



#### Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"


## Details

Details	
Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Through Hole
Package / Case	28-DIP (0.300", 7.62mm)
Supplier Device Package	28-SPDIP
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc62a-04-sp

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

#### **Pin Diagrams**



# TABLE 1-1: PIC16C6X FAMILY OF DEVICES

		PIC16C61	PIC16C62A	PIC16CR62	PIC16C63	PIC16CR63
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
	EPROM Program Memory (x14 words)	1K	2К	—	4K	_
Memory	ROM Program Memory (x14 words)		_	2К	—	4K
	Data Memory (bytes)	36	128	128	192	192
	Timer Module(s)	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	_	1	1	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	_	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C USART
	Parallel Slave Port	_	_	—	_	_
	Interrupt Sources	3	7	7	10	10
	I/O Pins	13	22	22	22	22
	Voltage Range (Volts)	3.0-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	_	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SO	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC	28-pin SDIP, SOIC

		PIC16C64A	PIC16CR64	PIC16C65A	PIC16CR65	PIC16C66	PIC16C67
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	2К	_	4K	_	8K	8K
Memory	ROM Program Memory (x14 words)	—	2К	_	4K	_	_
	Data Memory (bytes)	128	128	192	192	368	368
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Mod- ule(s)	1	1	2	2	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
	Parallel Slave Port	Yes	Yes	Yes	Yes	_	Yes
	Interrupt Sources	8	8	11	11	10	11
	I/O Pins	33	33	33	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
Features	Brown-out Reset	Yes	Yes	Yes	Yes	Yes	Yes
	Packages		40-pin DIP; 44-pin PLCC, MQFP, TQFP		40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C6X Family devices use serial programming with clock pin RB6 and data pin RB7.

#### **TABLE 3-3:** PIC16C64/64A/R64/65/65A/R65/67 PINOUT DESCRIPTION

Pin Name	DIP Pin#	PLCC Pin#	TQFP MQFP Pin#	Pin Type	Buffer Type	Description
OSC1/CLKIN	13	14	30	Ι	ST/CMOS <sup>(3)</sup>	Oscillator crystal input/external clock source input.
OSC2/CLKOUT	14	15	31	0	_	Oscillator crystal output. Connects to crystal or resonator in crystal oscillator mode. In RC mode, the pin outputs CLK- OUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate.
MCLR/VPP	1	2	18	I/P	ST	Master clear reset input or programming voltage input. This
						pin is an active low reset to the device.
						PORTA is a bi-directional I/O port.
RA0	2	3	19	I/O	TTL	
RA1	3	4	20	I/O	TTL	
RA2	4	5	21	I/O	TTL	
RA3	5	6	22	I/O	TTL	
RA4/T0CKI	6	7	23	I/O	ST	RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type.
RA5/SS	7	8	24	I/O	TTL	RA5 can also be the slave select for the synchronous serial port.
						PORTB is a bi-directional I/O port. PORTB can be software programmed for internal weak pull-up on all inputs.
RB0/INT	33	36	8	I/O	TTL/ST <sup>(4)</sup>	RB0 can also be the external interrupt pin.
RB1	34	37	9	I/O	TTL	
RB2	35	38	10	I/O	TTL	
RB3	36	39	11	1/0	TTL	
RB4	37	41	14	I/O	TTL	Interrupt on change pin.
RB5	38	42	15	I/O	TTL	Interrupt on change pin.
RB6	39	43	16	1/O	TTL/ST <sup>(5)</sup>	Interrupt on change pin. Serial programming clock.
RB7	40	44	17	1/O	TTL/ST <sup>(5)</sup>	Interrupt on change pin. Serial programming data.
	10			1/0	112/01	PORTC is a bi-directional I/O port.
RC0/T1OSO <sup>(1)</sup> /T1CKI	15	16	32	I/O	ST	RC0 can also be the Timer1 oscillator output <sup>(1)</sup> or Timer1 clock input.
RC1/T1OSI <sup>(1)</sup> /CCP2 <sup>(2)</sup>	16	18	35	I/O	ST	RC1 can also be the Timer1 oscillator input <sup>(1)</sup> or Capture2 input/Compare2 output/PWM2 output <sup>(2)</sup> .
RC2/CCP1	17	19	36	I/O	ST	RC2 can also be the Capture1 input/Compare1 out- put/PWM1 output.
RC3/SCK/SCL	18	20	37	I/O	ST	RC3 can also be the synchronous serial clock input/out- put for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	23	25	42	I/O	ST	RC4 can also be the SPI Data In (SPI mode) or data $I/O$ ( $I^{2}C$ mode).
RC5/SDO	24	26	43	I/O	ST	RC5 can also be the SPI Data Out (SPI mode).
RC6/TX/CK <sup>(2)</sup>	25	27	44	I/O	ST	RC6 can also be the USART Asynchronous Transmit <sup>(2)</sup> or Synchronous Clock <sup>(2)</sup> .
RC7/RX/DT <sup>(2)</sup>	26	29	1	I/O	ST	RC7 can also be the USART Asynchronous Receive <sup>(2)</sup> or Synchronous Data <sup>(2)</sup> .
Legend: I = input C	D = outp	ut	I/C	D = input	/output	P = power

— = Not used TTL = TTL input

ST = Schmitt Trigger input Note 1: Pin functions T1OSO and T1OSI are reversed on the PIC16C64.

2: CCP2 and the USART are not available on the PIC16C64/64A/R64.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: This buffer is a Schmitt Trigger input when configured as the external interrupt.

5: This buffer is a Schmitt Trigger input when used in serial programming mode.

6: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

#### 5.5 PORTE and TRISE Register

# Applicable Devices


## 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTE has three pins, RE2/CS, RE1/WR, and RE0/RD which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). In this mode the input buffers are TTL.

Figure 5-9 shows the TRISE register, which controls the parallel slave port operation and also controls the direction of the PORTE pins.

#### FIGURE 5-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



#### FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	_	bit2	bit1	bit0	R = Readable bit
bit7							bit0	<ul> <li>W = Writable bit</li> <li>U = Unimplemented bit, read as '0'</li> <li>- n = Value at POR reset</li> </ul>
bit 7 :	<b>IBF:</b> Input 1 = A word 0 = No wor	has been	received and	is waiting t	o be read by	the CPU		
bit 6:	1 = The ou	tput buffer	ull Status bit still holds a p has been rea		ritten word			
bit 5:		occurred					(must be cle	ared in software)
bit 4:	PSPMODE 1 = Paralle 0 = Genera	I slave por		de Select t	bit			
bit 3:	Unimplem	ented: Re	ad as '0'					
	PORTE D	ata Direc	tion Bits					
bit 2:	<b>Bit2</b> : Direc 1 = Input 0 = Output		ol bit for pin Rl	E2/CS				
bit 1:	<b>Bit1</b> : Direc 1 = Input 0 = Output		ol bit for pin RI	E1/WR				
bit 0:	Bit0: Direc 1 = Input	tion Contro	ol bit for pin RI	E0/RD				

# 8.0 TIMER1 MODULE

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer1 is a 16-bit timer/counter consisting of two 8-bit registers (TMR1H and TMR1L) which are readable and writable. Register TMR1 (TMR1H:TMR1L) increments from 0000h to FFFFh and rolls over to 0000h. The TMR1 Interrupt, if enabled, is generated on overflow which is latched in interrupt flag bit TMR1IF (PIR1<0>). This interrupt can be enabled/disabled by setting/clearing the TMR1 interrupt enable bit TMR1IE (PIE1<0>).

Timer1 can operate in one of two modes:

- · As a timer
- · As a counter

The operating mode is determined by clock select bit, TMR1CS (T1CON<1>) (Figure 8-2).

In timer mode, Timer1 increments every instruction cycle. In counter mode, it increments on every rising edge of the external clock input.

Timer1 can be enabled/disabled by setting/clearing control bit TMR1ON (T1CON<0>).


Timer1 also has an internal "reset input". This reset can be generated by CCP1 or CCP2 (Capture/Compare/ PWM) module. See Section 10.0 for details. Figure 8-1 shows the Timer1 control register.

For the PIC16C62A/R62/63/R63/64A/R64/65A/R65/ R66/67, when the Timer1 oscillator is enabled (T1OSCEN is set), the RC1 and RC0 pins become inputs. That is, the TRISC<1:0> value is ignored.

For the PIC16C62/64/65, when the Timer1 oscillator is enabled (T1OSCEN is set), RC1 pin becomes an input, however the RC0 pin will have to be configured as an input by setting the TRISC<0> bit.

The Timer1 module also has a software programmable prescaler.

## FIGURE 8-1: T1CON: TIMER1 CONTROL REGISTER (ADDRESS 10h)



# 9.0 TIMER2 MODULE

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a prescaler and a postscaler. It is especially suitable as PWM time-base for PWM mode of CCP module(s). TMR2 is a readable and writable register, and is cleared on any device reset.

The input clock (FOSC/4) has a prescale option of 1:1, 1:4 or 1:16, selected by control bits T2CKPS1:T2CKPS0 (T2CON<1:0>).

The Timer2 module has an 8-bit period register, PR2. Timer2 increments from 00h until it matches PR2 and then resets to 00h on the next increment cycle. PR2 is a readable and writable register. The PR2 register is initialized to FFh upon reset.

The match output of the TMR2 register goes through a 4-bit postscaler (which gives a 1:1 to 1:16 scaling, inclusive) to generate a TMR2 interrupt (latched in flag bit TMR2IF (PIR1<1>)).

The Timer2 module can be shut off by clearing control bit TMR2ON (T2CON<2>) to minimize power consumption.

Figure 9-2 shows the Timer2 control register. T2CON is cleared upon reset which initializes Timer2 as shut off with the prescaler and postscaler at a 1:1 value.

#### 9.1 Timer2 Prescaler and Postscaler

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The prescaler and postscaler counters are cleared when any of the following occurs:

- a write to the TMR2 register
- · a write to the T2CON register
- any device reset (POR, BOR, MCLR Reset, or WDT Reset).

TMR2 is not cleared when T2CON is written.


#### 9.2 Output of TMR2

## Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The output of TMR2 (before the postscaler) is fed to the Synchronous Serial Port module which optionally uses it to generate shift clock.

#### FIGURE 9-1: TIMER2 BLOCK DIAGRAM



## FIGURE 9-2: T2CON: TIMER2 CONTROL REGISTER (ADDRESS 12h)

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	TOUTPS3	TOUTPS2	TOUTPS1	TOUTPS0	TMR2ON	T2CKPS1	T2CKPS0	R = Readable bit
bit7 bit 7:	Unimplem	<b>ented</b> : Rea	ud as '0'				bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 6-3:		TOUTPS0: postscale postscale	Timer2 Ou	itput Postsc	ale Select bi	ts		
bit 2:	<b>TMR2ON</b> : 1 = Timer2 0 = Timer2	is on	bit					
bit 1-0:	<b>T2CKPS1:</b> 00 = 1:1 pr 01 = 1:4 pr 1x = 1:16 p	escale rescale	Timer2 Clo	ock Prescale	e Select bits			

#### EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 78.125 kHz, Fosc = 20 MHz TMR2 prescale = 1

 $1/78.125 \text{ kHz} = [(PR2) + 1] \cdot 4 \cdot 1/20 \text{ MHz} \cdot 1$   $12.8 \ \mu s = [(PR2) + 1] \cdot 4 \cdot 50 \text{ ns} \cdot 1$ PR2 = 63

Find the maximum resolution of the duty cycle that can be used with a 78.125 kHz frequency and 20 MHz oscillator:

1/78.125 kHz	= $2^{\text{PWM RESOLUTION}} \cdot 1/20 \text{ MHz} \cdot 1$
12.8 µs	= $2^{\text{PWM RESOLUTION}} \bullet 50 \text{ ns} \bullet 1$
256	$= 2^{\text{PWM RESOLUTION}}$
log(256)	= (PWM Resolution) • $log(2)$
8.0	= PWM Resolution

At most, an 8-bit resolution duty cycle can be obtained from a 78.125 kHz frequency and a 20 MHz oscillator, i.e.,  $0 \leq$  CCPR1L:CCP1CON<5:4>  $\leq$  255. Any value greater than 255 will result in a 100% duty cycle.

In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.

Table 10-3 lists example PWM frequencies and resolutions for Fosc = 20 MHz. The TMR2 prescaler and PR2 values are also shown.

10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- 1. Set the PWM period by writing to the PR2 register.
- 2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- 3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

## TABLE 10-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

## TABLE 10-4: REGISTERS ASSOCIATED WITH TIMER1, CAPTURE AND COMPARE

Add	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on: )R, )R	all o	e on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	T0IF	INTF	RBIF			0000	
0Ch	PIR1	PSPIF <sup>(2)</sup>	(3)	RCIF <sup>(1)</sup>	TXIF <sup>(1)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh <sup>(4)</sup>	PIR2	—	_	_	_	-	-	-	CCP2IF		0		0
8Ch	PIE1	PSPIE <sup>(2)</sup>	(3)	RCIE <sup>(1)</sup>	TXIE <sup>(1)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh <sup>(4)</sup>	PIE2	—	CCP2IE -							0		0	
87h	TRISC	PORTC D	ata Direc	ction registe	er					1111	1111	1111	1111
0Eh	TMR1L	Holding re	egister for	the Least	Significant	Byte of the	16-bit TMF	R1 registe	r	xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	egister for	the Most S	Significant I	Byte of the <sup>·</sup>	16-bit TMF	1 register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	00	0000	uu	uuuu
15h	CCPR1L	Capture/C	Compare/	PWM1 (LS	B)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/	PWM1 (MS	SB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	—	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh <sup>(4)</sup>	CCPR2L	Capture/C	Compare/	PWM2 (LS	B)					xxxx	xxxx	uuuu	uuuu
1Ch <sup>(4)</sup>	CCPR2H	Capture/C	Compare/	PWM2 (MS	SB)					xxxx	xxxx	uuuu	uuuu
1Dh <sup>(4)</sup>	CCP2CON	—	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in these modes.

Note 1: These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.


4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

Figure 11-19 and Figure 11-20 show Master-transmitter and Master-receiver data transfer sequences.


When a master does not wish to relinquish the bus (by generating a STOP condition), a repeated START condition (Sr) must be generated. This condition is identical to the start condition (SDA goes high-to-low while

SCL is high), but occurs after a data transfer acknowledge pulse (not the bus-free state). This allows a master to send "commands" to the slave and then receive the requested information or to address a different slave device. This sequence is shown in Figure 11-21.


## FIGURE 11-19: MASTER-TRANSMITTER SEQUENCE



## FIGURE 11-20: MASTER-RECEIVER SEQUENCE



## FIGURE 11-21: COMBINED FORMAT



#### 12.2 USART Asynchronous Mode

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-7. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TCY) the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt is enabled/dis-


abled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data
	memory so it is not available to the user.

Note 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-7). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register resulting in an empty TXREG register. A back-to-back transfer is thus possible (Figure 12-9). Clearing enable bit TXEN during a transmission will cause the transmistion to be aborted and will reset the transmitter. As a result the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit maybe loaded in the TSR register.



#### FIGURE 12-7: USART TRANSMIT BLOCK DIAGRAM


CLRF	Clear f			
Syntax:	[ <i>label</i> ] C	LRF f		
Operands:	$0 \le f \le 12$	7		
Operation:	$\begin{array}{l} 00h \rightarrow (f) \\ 1 \rightarrow Z \end{array}$	1		
Status Affected:	Z			
Encoding:	00	0001	lfff	ffff
Description:	The conter and the Z		ster 'f' are	cleared
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	Read register 'f'	Process data	Write register 'f'
Example	CLRF	FLAG	_REG	
	Before In			
	After Inst	FLAG_RE	EG =	0x5A
		FLAG RE	EG =	0x00
		Z	=	1

CLRW	Clear W			
Syntax:	[ label ]	CLRW		
Operands:	None			
Operation:	$00h \rightarrow (N 1 \rightarrow Z$	V)		
Status Affected:	Z			
Encoding:	0 0	0001	0xxx	xxxx
Description:	W register set.	is cleared	. Zero bit (	(Z) is
Words:	1			
Cycles:	1			
Q Cycle Activity:	Q1	Q2	Q3	Q4
	Decode	No- Operation	Process data	Write to W
Example	CLRW			
	Before In	struction		
	After Inst		0x5A	
			0x00	
		Z =	1	
CLRWDT		tobdog -	Finan	
Syntax:		CLRWD1		
Operands:	None	OLIMBI		
Operation:	$00h \rightarrow W$	/DT		
oporation	$0 \rightarrow WD$	T prescale	ər,	
	$1 \rightarrow \overline{\text{TO}}$			
Status Affactad:	$1 \rightarrow \overline{PD}$			
Status Affected:	$1 \rightarrow \overline{PD}$ TO, $\overline{PD}$	0000	0110	0100
Encoding:	$1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $00$	0000	0110	0100 Watch-
	$1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $00$ $CLRWDT ir dog Timer$	0000 nstruction r t It also res T. Status b	esets the ' set <u>s th</u> e pr	Watch- e <u>sca</u> ler
Encoding:	$1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $00$ $CLRWDT ir dog Timer of the WD$	nstruction r	esets the ' set <u>s th</u> e pr	Watch- e <u>sca</u> ler
Encoding: Description:	$1 \rightarrow \overline{PD}$ $\overline{TO, PD}$ $00$ $CLRWDT ir dog Timer of the WD set.$	nstruction r	esets the ' set <u>s th</u> e pr	Watch- e <u>sca</u> ler
Encoding: Description: Words:	$1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $00$ $CLRWDT in dog Timer of the WD set.$ $1$	nstruction r	esets the ' set <u>s th</u> e pr	Watch- e <u>sca</u> ler
Encoding: Description: Words: Cycles:	$1 \rightarrow \overline{PD}$ $\overline{TO}, \overline{PD}$ $00$ $CLRWDT in dog Timer of the WD set.$ $1$ $1$	Instruction r It also res T. Status b	esets the ' set <u>s th</u> e pr its TO and	Watch- escaler PD are
Encoding: Description: Words: Cycles:	$1 \rightarrow \overrightarrow{PD}$ $\overrightarrow{TO}, \overrightarrow{PD}$ $\boxed{00}$ $CLRWDT ir dog Timei of the WD set.$ $1$ $1$ $Q1$	Istruction r : It also res T. Status b Q2 No-	esets the pr sets the pr its TO and Q3 Process	Watch- escaler PD are Q4 Clear WDT
Encoding: Description: Words: Cycles: Q Cycle Activity:	$1 \rightarrow \overrightarrow{PD}$ $\overrightarrow{TO}, \overrightarrow{PD}$ $\boxed{00}$ $CLRWDT if dog Timeto of the WD set.$ $1$ $1$ $Q1$ $Decode$ $CLRWDT$ Before In	Q2 No- Operation	esets the prite prite TO and Q3	Watch- escaler PD are Q4 Clear WDT Counter
Encoding: Description: Words: Cycles: Q Cycle Activity:	$1 \rightarrow \overrightarrow{PD}$ $\overrightarrow{TO, PD}$ $00$ $CLRWDT ir dog Timeto of the WD set.$ $1$ $1$ $Q1$ $Q1$ $CLRWDT$ $Before Interval of the term of ter$	Q2 No- Operation WDT cour	esets the prite prite TO and Q3	Watch- escaler PD are Q4 Clear WDT
Encoding: Description: Words: Cycles: Q Cycle Activity:	$1 \rightarrow \overrightarrow{PD}$ $\overrightarrow{TO}, \overrightarrow{PD}$ $\boxed{00}$ $CLRWDT if dog Timeto of the WD set.$ $1$ $1$ $Q1$ $Decode$ $CLRWDT$ Before In	Q2 No- Operation WDT cour	esets the prits TO and Q3 Process data	Watch- escaler PD are Q4 Clear WDT Counter
Encoding: Description: Words: Cycles: Q Cycle Activity:	$1 \rightarrow \overrightarrow{PD}$ $\overrightarrow{TO, PD}$ $00$ $CLRWDT ir dog Timeto of the WD set.$ $1$ $1$ $Q1$ $Q1$ $CLRWDT$ $Before Interval of the term of ter$	Q2 No- Operation WDT cour ruction	esets the prits TO and Q3 Process data ter = ter = caler=	Watch- escaler PD are Q4 Clear WDT Counter

-

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 15-5: TIMER0 EXTERNAL CLOCK TIMINGS



# TABLE 15-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions	
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20	_	_		Must also meet	
			With Prescaler	10	—	_	ns	parameter 42	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	—		Must also meet	
			With Prescaler	10	—	—	ns	parameter 42	
42* Tt0		T0CKI Period	No Prescaler	TCY + 40	_	_		N = prescale value	
			With Prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	_	ns	(2, 4,, 256)	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.


# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# 17.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

2. TppS         4. Ts         (I <sup>2</sup> C specifications only)           T         F         Frequency         T         Time           Lowercase letters (pp) and their meanings:         T         Time         Time           cc         CCP1         osc         OSC1         OSC1           ck         CLKOUT         rd         RD
F     Frequency     T     Time       Lowercase letters (pp) and their meanings:
Description     Description       pp     cc     CCP1     osc     OSC1       ck     CLKOUT     rd     RD
pp     osc     OSC1       ck     CLKOUT     rd     RD
cc         CCP1         osc         OSC1           ck         CLKOUT         rd         RD
ck CLKOUT rd RD
cs CS rw RD or WR
di SDI sc SCK
do SDO ss <del>SS</del>
dt Data in t0 T0CKI
io I/O port t1 T1CKI
mc MCLR wr WR
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
I <sup>2</sup> C only
AA output access High High
BUF Bus free Low Low
TCC:ST (I <sup>2</sup> C specifications only)
CC
HD Hold SU Setup
ST
DAT DATA input hold STO STOP condition
STA START condition
FIGURE 17-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS
Load condition 1 VDD/2 Load condition 2
Ϋ́
Pin USS VSS
▼ Vss
$R_L = 464\Omega$ Note 1: PORTD and PORTE are not imple-
CL = 50  pF for all pins except OSC2/CLKOUT mented on the PIC16C62.
but including D and E outputs as ports
15 pF for OSC2 output

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



# FIGURE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

## FIGURE 18-5: BROWN-OUT RESET TIMING




# TABLE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2	—	I	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period		1024Tosc	Ι	-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or WDT Reset		—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—		μs	$V$ DD $\leq$ BVDD (param. D005)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



# FIGURE 19-6: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)

TABLE 19-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)


Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2 input low time	No Prescaler		0.5TCY + 20	—	_	ns	
			With Prescaler	PIC16 <b>C</b> 65	10	_	—	ns	-
				PIC16 <b>LC</b> 65	20	—	—	ns	
51*	TccH	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	—	_	ns	
		input high time	With Prescaler	PIC16 <b>C</b> 65	10	_	—	ns	-
				PIC16 <b>LC</b> 65	20	—	_	ns	
52*	TccP	CCP1 and CCP2 in	CCP1 and CCP2 input period			—	—	ns	N = prescale value (1,4, or 16)
53	TccR	CCP1 and CCP2 output rise time PIC16C65 PIC16LC65			_	10	25	ns	
					—	25	45	ns	
54	TccF	CCP1 and CCP2 output fall time PIC16		PIC16 <b>C</b> 65	—	10	25	ns	
				PIC16 <b>LC</b> 65	—	25	45	ns	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

## Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 20-11: I<sup>2</sup>C BUS DATA TIMING



## TABLE 20-10: I<sup>2</sup>C BUS DATA REQUIREMENTS

Parameter Sym Characteristic No.			Min	Max	Units	Conditions	
100*	Тнідн	Clock high time	100 kHz mode	4.0	—	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	0.6	_	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY			
101*	TLOW	Clock low time	100 kHz mode	4.7	—	μs	Device must operate at a mini- mum of 1.5 MHz
			400 kHz mode	1.3	—	μs	Device must operate at a mini- mum of 10 MHz
			SSP Module	1.5TCY			
102*	TR	SDA and SCL rise	100 kHz mode	—	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	TSU:STA	START condition	100 kHz mode	4.7	—	μs	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μs	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0		μs	After this period the first clock
		time	400 kHz mode	0.6		μs	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
107*	TSU:DAT	Data input setup time	100 kHz mode	250		ns	Note 2
			400 kHz mode	100		ns	
92*	TSU:STO	STOP condition setup	100 kHz mode	4.7		μS	
		time	400 kHz mode	0.6		μS	
109*	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_		ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μs	Time the bus must be free
			400 kHz mode	1.3	—	μs	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I<sup>2</sup>C-bus device can be used in a standard-mode (100 kHz) I<sup>2</sup>C-bus system, but the requirement Tsu:DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I<sup>2</sup>C bus specification) before the SCL line is released. Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

#### 21.1 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial)

DC CH											
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions				
D001 D001A	Supply Voltage	Vdd	4.0 4.5		5.5 5.5	V V	XT, RC and LP osc configuration HS osc configuration				
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V					
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details				
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details				
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN configuration bit is enabled				
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA~	XT, RC, osc config Fosc = 4 MHz, VDD = 5:5V (Note 4)				
D013			-	10	20	mA	HS osc config Fosc = 20 MHz, VDD = 5.5V				
D015*	Brown-out Reset Current (Note 6)	$\Delta$ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V				
D020 D021 D021A	Power-down Current (Note 3, 5)		-	10.5 1.5 1.5	42 16 19	μΑ μΑ μΑ	$\label{eq:VDD} \begin{array}{l} V\text{DD} = 4.0\text{V}, \text{WDT enabled}, -40^{\circ}\text{C to} +85^{\circ}\text{C} \\ \text{VDD} = 4.0\text{V}, \text{WDT disabled}, -0^{\circ}\text{C to} +70^{\circ}\text{C} \\ \text{VDD} = 4.0\text{V}, \text{WDT disabled}, -40^{\circ}\text{C to} +85^{\circ}\text{C} \end{array}$				
D023*	Brown-out Reset Current (Note 6)		-	350	425	μA	BOR enabled, VDD = 5.0V				

These parameters are characterized but not tested.

† Data in "Typ" column is at 50, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VoD can be lowered without losing RAM data.

- 2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.
  - The test conditions for all IDD measurements in active operation mode are:
  - $OSC1 \neq external Square wave, from rail to rail; all I/O pins tristated, pulled to VDD, MCLR \neq VDD; WDT enabled/disabled as specified.$
- 3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.
- 4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.
- 5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.
- 6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Parameter No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
70*	70* TssL2scH, SS↓ to SCK↓ or SCK↑ input TssL2scL		Тсү	—	—	ns	
71*	TscH	SCK input high time (slave mode)	Tcy + 20	_	—	ns	
72*	TscL	SCK input low time (slave mode)	TCY + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	100	—	—	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	100	—	—	ns	
75*	TdoR	SDO data output rise time	—	10	25	ns	
76*	TdoF	SDO data output fall time	_	10	25	ns	
77*	TssH2doZ	SS↑ to SDO output hi-impedance	10	_	50	ns	
78*	TscR	SCK output rise time (master mode)	—	10	25	ns	
79*	TscF	SCK output fall time (master mode)	—	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	—	—	50	ns	
81*	TdoV2scH, TdoV2scL	SDO data output setup to SCK edge	Тсү	—	—	ns	
82*	TssL2doV	SDO data output valid after $\overline{SS}\downarrow$ edge	—	—	50	ns	
83*			1.5Tcy + 40	_	—	ns	

# TABLE 22-8: SPI MODE REQUIREMENTS

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67










FIGURE 23-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)




Data based on matrix samples. See first page of this section for details.












#### FIGURE 23-27: TYPICAL IDD vs. FREQUENCY (XT MODE, 25°C)







# Data based on matrix samples. See first page of this section for details.

# **APPENDIX C: WHAT'S NEW**

Added PIC16CR63 and PIC16CR65 devices.

Added PIC16C66 and PIC16C67 devices. The PIC16C66/67 devices have 368 bytes of data memory distributed in 4 banks and 8K of program memory in 4 pages. These two devices have an enhanced SPI that supports both clock phase and polarity. The USART has been enhanced.

When upgrading to the PIC16C66/67 please note that the upper 16 bytes of data memory in banks 1,2, and 3 are mapped into bank 0. This may require relocation of data memory usage in the user application code.

Q-cycles for instruction execution were added to Section 14.0 Instruction Set Summary.

# **APPENDIX D: WHAT'S CHANGED**

Minor changes, spelling and grammatical changes.

Divided SPI section into SPI for the PIC16C66/67 (Section 11.3) and SPI for all other devices (Section 11.2).

Added the following note for the USART. This applies to all devices except the PIC16C66 and PIC16C67.

For the PIC16C63/R63/65/65A/R65 the asynchronous high speed mode (BRGH = 1) may experience a high rate of receive errors. It is recommended that BRGH = 0. If you desire a higher baud rate than BRGH = 0 can support, refer to the device errata for additional information or use the PIC16C66/67.

# **APPENDIX E: REVISION E**

January 2013 - Added a note to each package drawing.