



Welcome to **E-XFL.COM**

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded - Microcontrollers</u>"

Details	
Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I ² C, SPI
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	3.5KB (2K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	128 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	0°C ~ 70°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc62at-04-so

TABLE 1-1: PIC16C6X FAMILY OF DEVICES

		PIC16C61	PIC16C62A	PIC16CR62	PIC16C63	PIC16CR63
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20
	EPROM Program Memory (x14 words)	1K	2K		4K	_
Memory	ROM Program Memory (x14 words)		_	2K	_	4K
	Data Memory (bytes)	36	128	128	192	192
	Timer Module(s)	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	_	1	1	2	2
	Serial Port(s) (SPI/I ² C, USART)		SPI/I ² C	SPI/I ² C	SPI/I ² C, USART	SPI/I ² C USART
	Parallel Slave Port	_	_	_	_	_
	Interrupt Sources	3	7	7	10	10
	I/O Pins	13	22	22	22	22
	Voltage Range (Volts)	3.0-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	_	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SO	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC	28-pin SDIP, SOIC

		PIC16C64A	PIC16CR64	PIC16C65A	PIC16CR65	PIC16C66	PIC16C67
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	2K	_	4K	_	8K	8K
Memory	ROM Program Memory (x14 words)	_	2K	_	4K	_	_
	Data Memory (bytes)	128	128	192	192	368	368
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Mod- ule(s)	1	1	2	2	2	2
	Serial Port(s) (SPI/I ² C, USART)	SPI/I ² C	SPI/I ² C	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART	SPI/I ² C, USART
	Parallel Slave Port	Yes	Yes	Yes	Yes	_	Yes
	Interrupt Sources	8	8	11	11	10	11
	I/O Pins	33	33	33	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
Features	Brown-out Reset	Yes	Yes	Yes	Yes	Yes	Yes
	Packages		40-pin DIP; 44-pin PLCC, MQFP, TQFP		40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C6X Family devices use serial programming with clock pin RB6 and data pin RB7.

EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 78.125 kHz, Fosc = 20 MHz

TMR2 prescale = 1

 $1/78.125 \text{ kHz} = [(PR2) + 1] \cdot 4 \cdot 1/20 \text{ MHz} \cdot 1$ $12.8 \text{ } \mu\text{s} = [(PR2) + 1] \cdot 4 \cdot 50 \text{ ns} \cdot 1$

PR2 = 63

Find the maximum resolution of the duty cycle that can be used with a 78.125 kHz frequency and 20 MHz oscillator:

 $1/78.125 \text{ kHz} = 2^{\text{PWM RESOLUTION}} \cdot 1/20 \text{ MHz} \cdot 1$

12.8 μs = $2^{\text{PWM RESOLUTION}} \cdot 50 \text{ ns} \cdot 1$

 $= 2^{\text{PWM RESOLUTION}}$

log(256) = (PWM Resolution) • log(2)

8.0 = PWM Resolution

At most, an 8-bit resolution duty cycle can be obtained from a 78.125 kHz frequency and a 20 MHz oscillator, i.e., $0 \le \text{CCPR1L:CCP1CON} < 5:4 > \le 255$. Any value greater than 255 will result in a 100% duty cycle.

In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.

Table 10-3 lists example PWM frequencies and resolutions for Fosc = 20 MHz. The TMR2 prescaler and PR2 values are also shown.

10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

- Set the PWM period by writing to the PR2 register
- Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
- Make the CCP1 pin an output by clearing the TRISC<2> bit.
- 4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
- 5. Configure the CCP1 module for PWM operation.

TABLE 10-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

TABLE 10-4: REGISTERS ASSOCIATED WITH TIMER1, CAPTURE AND COMPARE

Add	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on: DR, DR	all c	e on other sets
0Bh,8Bh 10Bh,18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽²⁾	(3)	RCIF ⁽¹⁾	TXIF ⁽¹⁾	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
0Dh ⁽⁴⁾	PIR2	_	_	_	_	_	_	_	CCP2IF		0		0
8Ch	PIE1	PSPIE ⁽²⁾	(3)	RCIE ⁽¹⁾	TXIE ⁽¹⁾	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
8Dh ⁽⁴⁾	PIE2	_	_			_	_	-	CCP2IE		0		0
87h	TRISC	PORTC D	PORTC Data Direction register							1111	1111	1111	1111
0Eh	TMR1L	Holding re	Holding register for the Least Significant Byte of the 16-bit TMR1 register							xxxx	xxxx	uuuu	uuuu
0Fh	TMR1H	Holding re	egister fo	r the Most S	Significant	Byte of the	16-bit TMF	11 register		xxxx	xxxx	uuuu	uuuu
10h	T1CON	_	_	T1CKPS1	T1CKPS0	T10SCEN	T1SYNC	TMR1CS	TMR10N	00	0000	uu	uuuu
15h	CCPR1L	Capture/C	Compare/	PWM1 (LS	B)					xxxx	xxxx	uuuu	uuuu
16h	CCPR1H	Capture/C	Compare/	PWM1 (MS	SB)					xxxx	xxxx	uuuu	uuuu
17h	CCP1CON	_	_	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	00	0000	00	0000
1Bh ⁽⁴⁾	CCPR2L	Capture/Compare/PWM2 (LSB)							xxxx	xxxx	uuuu	uuuu	
1Ch ⁽⁴⁾	CCPR2H	Capture/Compare/PWM2 (MSB)							xxxx	xxxx	uuuu	uuuu	
1Dh ⁽⁴⁾	CCP2CON	_	_	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	00	0000	00	0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in these modes.

- Note 1: These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.
 - 2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.
 - 3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.
 - 4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

11.5.1 SLAVE MODE

In slave mode, the SCL and SDA pins must be configured as inputs (TRISC<4:3> set). The SSP module will override the input state with the output data when required (slave-transmitter).

When an address is matched or the data transfer after an address match is received, the hardware automatically will generate the acknowledge (ACK) pulse, and then load the SSPBUF register with the received value currently in the SSPSR register.

There are certain conditions that will cause the SSP module not to give this \overline{ACK} pulse. These are if either (or both):

- a) The buffer full bit BF (SSPSTAT<0>) was set before the transfer was received.
- b) The overflow bit SSPOV (SSPCON<6>) was set before the transfer was received.

In this case, the SSPSR register value is not loaded into the SSPBUF, but bit SSPIF (PIR1<3>) is set. Table 11-4 shows what happens when a data transfer byte is received, given the status of bits BF and SSPOV. The shaded cells show the condition where user software did not properly clear the overflow condition. Flag bit BF is cleared by reading the SSPBUF register while bit SSPOV is cleared through software.

The SCL clock input must have a minimum high and low for proper operation. The high and low times of the I²C specification as well as the requirement of the SSP module is shown in timing parameter #100 and parameter #101.

11.5.1.1 ADDRESSING

Once the SSP module has been enabled, it waits for a START condition to occur. Following the START condition, the 8-bits are shifted into the SSPSR register. All incoming bits are sampled with the rising edge of the clock (SCL) line. The value of register SSPSR<7:1> is compared to the value of the SSPADD register. The

address is compared on the falling edge of the eighth clock (SCL) pulse. If the addresses match, and the BF and SSPOV bits are clear, the following events occur:

- The SSPSR register value is loaded into the SSPBUF register.
- b) The buffer full bit, BF is set.
- c) An ACK pulse is generated.
- d) SSP interrupt flag bit, SSPIF (PIR1<3>) is set (interrupt is generated if enabled) - on the falling edge of the ninth SCL pulse.

In 10-bit address mode, two address bytes need to be received by the slave (Figure 11-16). The five Most Significant bits (MSbs) of the first address byte specify if this is a 10-bit address. Bit R/\overline{W} (SSPSTAT<2>) must specify a write so the slave device will receive the second address byte. For a 10-bit address the first byte would equal '1111 0 A9 A8 0', where A9 and A8 are the two MSbs of the address. The sequence of events for 10-bit address is as follows, with steps 7- 9 for slave-transmitter:

- Receive first (high) byte of Address (bits SSPIF, BF, and bit UA (SSPSTAT<1>) are set).
- Update the SSPADD register with second (low) byte of Address (clears bit UA and releases the SCL line).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive second (low) byte of Address (bits SSPIF, BF, and UA are set).
- Update the SSPADD register with the first (high) byte of Address, if match releases SCL line, this will clear bit UA
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.
- Receive repeated START condition.
- Receive first (high) byte of Address (bits SSPIF and BF are set).
- Read the SSPBUF register (clears bit BF) and clear flag bit SSPIF.

TABLE 11-4: DATA TRANSFER RECEIVED BYTE ACTIONS

	s Bits as Data fer is Received			Set bit SSPIF
BF	SSPOV	$SSPSR \to SSPBUF$	Generate ACK Pulse	(SSP Interrupt occurs if enabled)
0	0	Yes	Yes	Yes
1	0	No	No	Yes
1	1	No	No	Yes
0	1	No	No	Yes

11.5.2 MASTER MODE

Master mode of operation is supported in firmware using interrupt generation on the detection of the START and STOP conditions. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when the P bit is set, or the bus is idle and both the S and P bits are clear

In master mode the SCL and SDA lines are manipulated by clearing the corresponding TRISC<4:3> bit(s). The output level is always low, irrespective of the value(s) in PORTC<4:3>. So when transmitting data, a '1' data bit must have the TRISC<4> bit set (input) and a '0' data bit must have the TRISC<4> bit cleared (output). The same scenario is true for the SCL line with the TRISC<3> bit.

The following events will cause SSP Interrupt Flag bit, SSPIF, to be set (SSP Interrupt if enabled):

- · START condition
- · STOP condition
- · Data transfer byte transmitted/received

Master mode of operation can be done with either the slave mode idle (SSPM3:SSPM0 = 1011) or with the slave active. When both master and slave modes are enabled, the software needs to differentiate the source(s) of the interrupt.

11.5.3 MULTI-MASTER MODE

In multi-master mode, the interrupt generation on the detection of the START and STOP conditions allows the determination of when the bus is free. The STOP (P) and START (S) bits are cleared from a reset or when the SSP module is disabled. The STOP (P) and START (S) bits will toggle based on the START and STOP conditions. Control of the I²C bus may be taken when bit P (SSPSTAT<4>) is set, or the bus is idle and both the S and P bits clear. When the bus is busy, enabling the SSP Interrupt will generate the interrupt when the STOP condition occurs.

In multi-master operation, the SDA line must be monitored to see if the signal level is the expected output level. This check only needs to be done when a high level is output. If a high level is expected and a low level is present, the device needs to release the SDA and SCL lines (set TRISC<4:3>). There are two stages where this arbitration can be lost, these are:

- · Address Transfer
- Data Transfer

When the slave logic is enabled, the slave continues to receive. If arbitration was lost during the address transfer stage, communication to the device may be in progress. If addressed an \overline{ACK} pulse will be generated. If arbitration was lost during the data transfer stage, the device will need to re-transfer the data at a later time.

TABLE 11-5: REGISTERS ASSOCIATED WITH I2C OPERATION

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	PC	e on DR, DR	Value other	on all resets
0Bh, 8Bh, 10Bh, 18Bh	INTCON	GIE	PEIE	TOIE	INTE	RBIE	TOIF	INTF	RBIF	0000	000x	0000	000u
0Ch	PIR1	PSPIF ⁽¹⁾	(2)	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000	0000	0000	0000
8Ch	PIE1	PSPIE ⁽¹⁾	(2)	RCIE	TXIE	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000	0000	0000	0000
13h	SSPBUF	Synchrono	us Serial	Port Rece	ive Buffe	r/Transmit	Register			xxxx	xxxx	uuuu	uuuu
93h	SSPADD	Synchrono	us Serial	Port (I ² C ı	mode) Ad	ldress Re	gister			0000	0000	0000	0000
14h	SSPCON	WCOL	SSPOV	SSPEN	CKP	SSPM3	SSPM2	SSPM1	SSPM0	0000	0000	0000	0000
94h	SSPSTAT	SMP ⁽³⁾	CKE ⁽³⁾	D/Ā	Р	S	R/W	UA	BF	0000	0000	0000	0000
87h	TRISC	PORTC Data Direction register							1111	1111	1111	1111	

 $\label{eq:Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'.} \\ Shaded cells are not used by SSP module in SPI mode.}$

- Note 1: PSPIF and PSPIE are reserved on the PIC16C66, always maintain these bits clear.
 - 2: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.
 - The SMP and CKE bits are implemented on the PIC16C66/67 only. All other PIC16C6X devices have these two bits unimplemented, read as '0'.

FIGURE 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x		
SPEN bit7	RX9	SREN	CREN		FERR	OERR	RX9D bit0		
	SPEN: Ser (Configures 1 = Serial p 0 = Serial p	s RC7/RX/I port enable	DT and RC d	6/TX/CK p	oins as seri	al port pins	when bits	TRIS	C<7:6> are set)
	RX9: 9-bit 1 = Selects 0 = Selects	9-bit rece	otion						
bit 5:	SREN: Sin	gle Receive	e Enable b	it					
	Asynchrone Don't care	ous mode							
	Synchrono 1 = Enable 0 = Disable This bit is o	s single red es single re	ceive	ı is comple	ite.				
	Synchrono Unused in		<u>slave</u>						
bit 4:	CREN: Cor	ntinuous Re	eceive Ena	ble bit					
	Asynchrone 1 = Enable 0 = Disable	s continuo							
	Synchrono 1 = Enable 0 = Disable	s continuo		until enable	e bit CREN	l is cleared	(CREN ove	erride	es SREN)
bit 3:	Unimplem	ented: Rea	ad as '0'						
	FERR: Fraing 1 = Framing 0 = No fran	g error (Ca		ed by reac	ling RCRE	G register a	and receive	next	valid byte)
	OERR: Over			nd hy clear	ing bit CRI	=NI)			
	0 = No ove	•	ii be cleare	o by olear	ing bit Oi it	_14)			

12.4 <u>USART Synchronous Slave Mode</u>

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Synchronous Slave Mode differs from Master Mode in the fact that the shift clock is supplied externally at the CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

12.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set
- If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up Synchronous Slave Transmission:

- Enable the synchronous slave serial port by setting bits SYNC and SPEN, and clearing bit CSRC.
- 2. Clear bits CREN and SREN.
- If interrupts are desired, then set enable bit TXIE.
- 4. If 9-bit transmission is desired, then set bit TX9.
- 5. Enable the transmission by setting bit TXEN.
- If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
- Start transmission by loading data to the TXREG register.

12.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, enable bit SREN is a don't care in slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

- Enable the synchronous master serial port by setting bits SYNC and SPEN, and clearing bit CSRC.
- If interrupts are desired, then set enable bit RCIE.
- 3. If 9-bit reception is desired, then set bit RX9.
- 4. To enable reception, set enable bit CREN.
- Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
- Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
- Read the 8-bit received data by reading the RCREG register.
- If any error occurred, clear the error by clearing enable bit CREN.

13.5 Interrupts

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16C6X family has up to 11 sources of interrupt. The interrupt control register (INTCON) records individual interrupt requests in flag bits. It also has individual and global interrupt enable bits.

Note: Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or global enable bit, GIE.

Global interrupt enable bit, GIE (INTCON<7>) enables (if set) all un-masked interrupts or disables (if cleared) all interrupts. When bit GIE is enabled, and an interrupt flag bit and mask bit are set, the interrupt will vector immediately. Individual interrupts can be disabled through their corresponding enable bits in the INTCON register. GIE is cleared on reset.

The "return from interrupt" instruction, RETFIE, exits the interrupt routine as well as sets the GIE bit, which re-enable interrupts.

The RB0/INT pin interrupt, the RB port change interrupt and the TMR0 overflow interrupt flag bits are contained in the INTCON register.

The peripheral interrupt flag bits are contained in special function registers PIR1 and PIR2. The corresponding interrupt enable bits are contained in special function registers PIE1 and PIE2 and the peripheral interrupt enable bit is contained in special function register INTCON.

When an interrupt is responded to, bit GIE is cleared to disable any further interrupts, the return address is pushed onto the stack and the PC is loaded with 0004h. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to avoid recursive interrupts.

For external interrupt events, such as the RB0/INT pin or RB port change interrupt, the interrupt latency will be three or four instruction cycles. The exact latency depends when the interrupt event occurs (Figure 13-19). The latency is the same for one or two cycle instructions. Once in the interrupt service routine the source(s) of the interrupt can be determined by polling the interrupt flag bits. The interrupt flag bit(s) must be cleared in software before re-enabling interrupts to

avoid infinite interrupt requests. Individual interrupt flag bits are set regardless of the status of their corresponding mask bit or the GIE bit.

Note:

For the PIC16C61/62/64/65, if an interrupt occurs while the Global Interrupt Enable bit, GIE is being cleared, bit GIE may unintentionally be re-enabled by the user's Interrupt Service Routine (the RETFIE instruction). The events that would cause this to occur are:

- An instruction clears the GIE bit while an interrupt is acknowledged
- The program branches to the Interrupt vector and executes the Interrupt Service Routine.
- The Interrupt Service Routine completes with the execution of the RET-FIE instruction. This causes the GIE bit to be set (enables interrupts), and the program returns to the instruction after the one which was meant to disable interrupts.
- 4. Perform the following to ensure that interrupts are globally disabled.

```
LOOP BCF INTCON,GIE ;Disable Global ;Interrupt bit
BTFSC INTCON,GIE ;Global Interrupt ;Disabled?
GOTO LOOP ;NO, try again ;Yes, continue ;with program flow
```

14.1 <u>Instruction Descriptions</u>

ADDLW	Add Literal and W	ANDLW	AND Literal with W		
Syntax:	[<i>label</i>] ADDLW k	Syntax:	[label] ANDLW k		
Operands:	$0 \leq k \leq 255$	Operands:	$0 \leq k \leq 255$		
Operation:	$(W) + k \rightarrow (W)$	Operation:	(W) .AND. (k) \rightarrow (W)		
Status Affected:	C, DC, Z	Status Affected:	Z		
Encoding:	11 111x kkkk kkkk	Encoding:	11 1001 kkkk kkkk		
Description:	The contents of the W register are added to the eight bit literal 'k' and the result is placed in the W register.	Description:	The contents of W register are AND'ed with the eight bit literal 'k'. The result is placed in the W register.		
Words:	1	Words:	1		
Cycles:	1	Cycles:	1		
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4		
	Decode Read Process Write to data W		Decode Read Process Write to data W		
Example:	ADDLW 0x15	Example	ANDLW 0x5F		
	Before Instruction W = 0x10 After Instruction W = 0x25		Before Instruction W = 0xA3 After Instruction W = 0x03		

ADDWF	Add W and f	ANDWF	AND W with f			
Syntax:	[label] ADDWF f,d	Syntax:	[label] ANDWF f,d			
Operands:	$0 \le f \le 127$ $d \in [0,1]$	Operands:	$0 \le f \le 127$ $d \in [0,1]$			
Operation:	(W) + (f) \rightarrow (destination)	Operation:	(W) .AND. (f) \rightarrow (destination)			
Status Affected:	C, DC, Z	Status Affected:	Z			
Encoding:	00 0111 dfff ffff	Encoding:	00 0101 dfff ffff			
Description:	Add the contents of the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.	Description:	AND the W register with register 'f'. If 'd' is 0 the result is stored in the W register. If 'd' is 1 the result is stored back in register 'f'.			
Words:	1	Words:	1			
Cycles:	1	Cycles:	1			
Q Cycle Activity:	Q1 Q2 Q3 Q4	Q Cycle Activity:	Q1 Q2 Q3 Q4			
	Decode Read register data Write to destination		Decode Read register data Write to destination			
Example	ADDWF FSR, 0	Example	ANDWF FSR, 1			
	Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0xD9 FSR = 0xC2		Before Instruction W = 0x17 FSR = 0xC2 After Instruction W = 0x17 FSR = 0x02			

SUBWF	Subtract	W from f								
Syntax:	[label]	SUBWF	f,d							
Operands:	$0 \le f \le 12$ $d \in [0,1]$	7								
Operation:	(f) - (W) -	→ (destina	ıtion)							
Status Affected:	C, DC, Z									
Encoding:	00	0010	dfff	ffff						
Description:	ister from r stored in th	egister 'f'. l ne W regist	nent metho If 'd' is 0 the er. If 'd' is 1 n register 'f	result is the						
Words:	1									
Cycles:	1									
Q Cycle Activity:	Q1	Q2	Q3	Q4						
	Decode	Read register 'f'	Process data	Write to destination						
Example 1:	SUBWF	REG1,1								
	Before Instruction									
	REG1 W C Z	= = =	3 2 ?							
	After Instruction									
	REG1	=	1							
	W C	=	2 1; result is	positive						
	Z	=	0	p						
Example 2:	Before Instruction									
	REG1		2							
	W C	= =	2							
	Z	=	?							
	After Instr	ruction								
	REG1 W	=	0							
	C	=	1; result is	zero						
	Z	=	1							
Example 3:	Before Ins									
	REG1 W	=	1							
	C	=	?							
	Z After Instr	= ruotion	?							
	REG1		0xFF							
	W	=	2							
	C Z	=	0; result is 0	negative						
	_		-							

SWAPF	Swap Ni	bbles in 1	f					
Syntax:	[label]	SWAPF f	,d					
Operands:	$0 \le f \le 127$ $d \in [0,1]$							
Operation:	$(f<3:0>) \rightarrow (destination<7:4>),$ $(f<7:4>) \rightarrow (destination<3:0>)$							
Status Affected:	None							
Encoding:	00	1110	dfff	ffff				
Description:	The upper and lower nibbles of register 'f' are exchanged. If 'd' is 0 the result is placed in W register. If 'd' is 1 the result is placed in register 'f'.							
Words:	1							
Cycles:	1							
Q Cycle Activity:	Q1	Q2	Q3	Q4				
	Decode	Read register 'f'	Process data	Write to destination				
Example	SWAPF	REG,	0					
	Before In	struction						
		REG1	= 0x/	4 5				
	After Inst	ruction						
		REG1	= 0x/					
		W	= 0x5	οA				

TRIS	Load TRIS Register			
Syntax:	[label] TRIS f			
Operands:	$5 \leq f \leq 7$			
Operation:	$(W) \rightarrow TRIS$ register f;			
Status Affected:	None			
Encoding:	00 0000 0110 Offf			
Description:	The instruction is supported for code compatibility with the PIC16C5X products. Since TRIS registers are readable and writable, the user can directly address them.			
Words:	1			
Cycles:	1			
Example				
	To maintain upward compatibility with future PIC16CXX products, do not use this instruction.			

15.0 ELECTRICAL CHARACTERISTICS FOR PIC16C61

Absolute Maximum Ratings †

Ambient temperature under bias	55°C to +125°C
Storage temperature	-65°C to +150°C
Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4)	0.3V to (VDD + 0.3V)
Voltage on VDD with respect to Vss	-0.3V to +7.5V
Voltage on MCLR with respect to Vss (Note 2)	0V to +14V
Voltage on RA4 pin with respect to Vss	0V to +14V
Total power dissipation (Note 1)	800 mW
Maximum current out of Vss pin	150 mA
Maximum current into VDD pin	100 mA
Input clamp current, Iik (VI < 0 or VI > VDD)	± 20 mA
Output clamp current, lok (Vo < 0 or Vo > VDD)	± 20 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	20 mA
Maximum current sunk by PORTA	80 mA
Maximum current sourced by PORTA	50 mA
Maximum current sunk by PORTB	150 mA
Maximum current sourced by PORTB	100 mA

Note 1: Power dissipation is calculated as follows: Pdis = VDD x {IDD - \(\subseteq \text{IDD} - \subseteq \text{IOH} \) + \(\subseteq \text{(VDD-VOH)} \) x IOH} + \(\subseteq \text{(VOI x IOL)} \)

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 15-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

osc	PIC16C61-04	PIC16C61-20	PIC16LC61-04	JW Devices
RC	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
	IDD: 3.3 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 1.4 mA typ. at 3.0V	IDD: 3.3 mA max. at 5.5V
	IPD: 14 μA max. at 4V	IPD: 1.0 μA typ. at 4V	IPD: 0.6 μA typ. at 3V	IPD: 14 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
XT	VDD: 4.0V to 6.0V	VDD: 4.5V to 5.5V	VDD: 3.0V to 6.0V	VDD: 4.0V to 6.0V
	IDD: 3.3 mA max. at 5.5V	IDD: 1.8 mA typ. at 5.5V	IDD: 1.4 mA typ. at 3.0V	IDD: 3.3 mA max. at 5.5V
	IPD: 14 μA max. at 4V	IPD: 1.0 μA typ. at 4V	IPD: 0.6 μA typ. at 3V	IPD: 14 μA max. at 4V
	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.	Freq: 4 MHz max.
HS	VDD: 4.5V to 5.5V	VDD: 4.5V to 5.5V		VDD: 4.5V to 5.5V
	IDD: 13.5 mA typ. at 5.5V	IDD: 30 mA max. at 5.5V	Not recommended for use in	IDD: 30 mA max. at 5.5V
	IPD: 1.0 μA typ. at 4.5V	IPD: 1.0 μA typ. at 4.5V	HS mode	IPD: 1.0 μA typ. at 4.5V
	Freq: 4 MHz max.	Freq: 20 MHz max.		Freq: 20 MHz max.
LP	VDD: 4.0V to 6.0V		VDD: 3.0V to 6.0V	VDD: 3.0V to 6.0V
	IDD: 15 μA typ. at 32 kHz,	Not recommended for	IDD: 32 μA max. at 32 kHz,	IDD: 32 μA max. at 32 kHz,
	4.0V	use in LP mode	3.0V	3.0V
	IPD: 0.6 μA typ. at 4.0V	use iii LP mode	IPD: 9 μA max. at 3.0V	IPD: 9 μA max. at 3.0V
	Freq: 200 kHz max.		Freq: 200 kHz max.	Freq: 200 kHz max.

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

FIGURE 16-14: MAXIMUM IDD vs. FREQUENCY (EXTERNAL CLOCK, -55° TO +125°C)




FIGURE 16-15: WDT TIMER TIME-OUT PERIOD vs. VDD





FIGURE 16-16: TRANSCONDUCTANCE (gm)
OF HS OSCILLATOR vs. VDD



Data based on matrix samples. See first page of this section for details.

18.5 <u>Timing Diagrams and Specifications</u>

FIGURE 18-2: EXTERNAL CLOCK TIMING




TABLE 18-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Fosc	External CLKIN Frequency					
		(Note 1)	DC	_	4	MHz	XT and RC osc mode
			DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μS	LP oscillator
			15	_	_	ns	HS oscillator
4	TosR,	External Clock in (OSC1) Rise or	_	_	25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_		15	ns	HS oscillator

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 18-11: I²C BUS DATA TIMING




TABLE 18-10: I²C BUS DATA REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Max	Units	Conditions
100*	THIGH	Clock high time	100 kHz mode	4.0	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	0.6	_	μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	_		
101*	TLOW	Clock low time	100 kHz mode	4.7	_	μS	Device must operate at a minimum of 1.5 MHz
			400 kHz mode	1.3	_	μS	Device must operate at a minimum of 10 MHz
			SSP Module	1.5Tcy	_		
102*	TR	SDA and SCL rise	100 kHz mode	_	1000	ns	
		time	400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
103*	TF	SDA and SCL fall time	100 kHz mode	_	300	ns	
			400 kHz mode	20 + 0.1Cb	300	ns	Cb is specified to be from 10-400 pF
90*	Tsu:sta	START condition	100 kHz mode	4.7	_	μS	Only relevant for repeated
		setup time	400 kHz mode	0.6	_	μS	START condition
91*	THD:STA	START condition hold	100 kHz mode	4.0		μS	After this period the first clock
		time	400 kHz mode	0.6	_	μS	pulse is generated
106*	THD:DAT	Data input hold time	100 kHz mode	0		ns	
			400 kHz mode	0	0.9	μS	
107*	TSU:DAT	Data input setup time	100 kHz mode	250	_	ns	Note 2
			400 kHz mode	100	_	ns	
92*	Tsu:sto	STOP condition setup	100 kHz mode	4.7	_	μS	
		time	400 kHz mode	0.6	_	μS	
109*	TAA	Output valid from	100 kHz mode	_	3500	ns	Note 1
		clock	400 kHz mode	_	_	ns	
110*	TBUF	Bus free time	100 kHz mode	4.7	_	μS	Time the bus must be free
			400 kHz mode	1.3	_	μS	before a new transmission can start
	Cb	Bus capacitive loading		_	400	pF	

^{*} These parameters are characterized but not tested.

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

^{2:} A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max.+tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

20.5 Timing Diagrams and Specifications

FIGURE 20-2: EXTERNAL CLOCK TIMING




TABLE 20-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
No.							
	Fosc	External CLKIN Frequency	DC	_	4	MHz	XT and RC osc mode
		(Note 1)	DC	_	4	MHz	HS osc mode (-04)
			DC	_	10	MHz	HS osc mode (-10)
			DC	_	20	MHz	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	_	4	MHz	RC osc mode
		(Note 1)	0.1	_	4	MHz	XT osc mode
			4	_	20	MHz	HS osc mode
			5	_	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	_	_	ns	XT and RC osc mode
		(Note 1)	250	_	_	ns	HS osc mode (-04)
			100	_	_	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μ\$	LP osc mode
		Oscillator Period	250	_	_	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μS	LP osc mode
2	Tcy	Instruction Cycle Time (Note 1)	200	Tcy	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	_	_	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μS	LP oscillator
			15			ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	_		25	ns	XT oscillator
	TosF	Fall Time	_	_	50	ns	LP oscillator
			_	_	15	ns	HS oscillator

^{*} These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

FIGURE 20-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




FIGURE 20-5: BROWN-OUT RESET TIMING



TABLE 20-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
30	TmcL	MCLR Pulse Width (low)	2			μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period		1024 Tosc		_	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tioz	I/O Hi-impedance from MCLR Low or WDT reset	-	_	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	-	_	μs	VDD ≤ BVDD (D005)

These parameters are characterized but not tested.

[†] Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

PIC16C6X

do

dt

io

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2	2ppS	3. Tcc:st	(I ² C specifications only)	
2. TppS		4. Ts	(I ² C specifications only)	
T				
F	Frequency	Т	Time	
Lowerd	case letters (pp) and their meanings:			
рр				
СС	CCP1	osc	OSC1	
ck	CLKOUT	rd	RD	
cs	CS	rw	RD or WR	
di	SDI	sc	SCK	

SS

t0

t1

wr

SS

T0CKI

T1CKI

WR

Uppercase letters and their meanings:

SDO

Data in

I/O port

MCLR

S			
F	Fall	Р	Period
Н	High	R	Rise
1	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I ² C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I²C specifications only)

CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		

FIGURE 22-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




FIGURE 23-12: TYPICAL IDD vs. FREQUENCY (RC MODE @ 22 pF, 25°C)





FIGURE 23-13: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 22 pF, -40°C TO 85°C)



44-Lead Plastic Surface Mount (TQFP 10x10 mm Body 1.0/0.10 mm Lead Form) (TQ) Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging 1.0ø (0.039ø) Ref. Pin#1 2 💷 ш H 崽 面 II #10 т 団 \blacksquare 田 119/139(4x) 噩 Desbail 18 . -3.0ø (0.118ø) Ref Pd 0.08 Min Option 1 (TOP side) Pt 0.08/0.20 Option 2 (TOP side) Gage Plane i Base Metal Lead Finish AD0.20 Min ō • --- of Detail A Detail B 1.00 Ref 1.00 Ref. bt Detail B Detail A.

	Package Group: Plastic TQFP						
		Millimeters			Inches		
Symbol	Min	Max	Notes	Min	Max	Notes	
Α	1.00	1.20		0.039	0.047		
A1	0.05	0.15		0.002	0.006		
A2	0.95	1.05		0.037	0.041		
D	11.75	12.25		0.463	0.482		
D1	9.90	10.10		0.390	0.398		
Е	11.75	12.25		0.463	0.482		
E1	9.90	10.10		0.390	0.398		
L	0.45	0.75		0.018	0.030		
е	0.80	BSC		0.031	BSC		
b	0.30	0.45		0.012	0.018		
b1	0.30	0.40		0.012	0.016		
С	0.09	0.20		0.004	0.008		
c1	0.09	0.16		0.004	0.006		
N	44	44		44	44		
Θ	0°	7°		0°	7°		

- Note 1: Dimensions D1 and E1 do not include mold protrusion. Allowable mold protrusion is 0.25m/m (0.010") per side. D1 and E1 dimensions including mold mismatch.
 - Dimension "b" does not include Dambar protrusion, allowable Dambar protrusion shall be 0.08m/m (0.003")max.
 - 3: This outline conforms to JEDEC MS-026.

PIC16C6X

TXSTA	SSP in I ² C Mode - See I ² C
Diagram105	SSPADD25, 27, 29, 31, 33, 34, 9
Section105	SSPBUF 24, 26, 28, 30, 32, 34, 9
Summary31, 33	SSPCON24, 26, 28, 30, 32, 34, 85, 9
W9	SSPEN
Special Function Registers, Initialization	SSPIE
Conditions	SSPIF4
Special Function Registers, Reset Conditions131	SSPM3:SSPM0
Special Function Register Summary 24, 26, 28, 30, 32	•
	SSPOV
File Maps21	SSPSTAT 25, 27, 29, 31, 33, 34, 84, 9
Resets	SSPSTAT Register
ROM7	Stack4
RP0 bit	Start bit, S84, 8
RP1	STATUS24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 3
RX9106	Status bits 130, 13
RX9D106	Status Bits During Various Resets
•	Stop bit, P84, 8
S	Switching Prescalers6
S84, 89	SYNC,USART Mode Select bit, SYNC
SCI - See Universal Synchronous Asynchronous Receiver	Synchronizing Clocks, TMR0
Transmitter (USART)	Synchronous Serial Port (SSP)
SCK86	Block Diagram, SPI Mode
SCL	CDI Manta (Claus Dia reserv
SDI	SPI Master/Slave Diagram
SDO	SPI Mode
	Synchronous Serial Port Enable bit, SSPEN 85, 9
Serial Port Enable bit, SPEN	Synchronous Serial Port Interrupt Enable bit, SSPIE 3
Serial Programming142	Synchronous Serial Port Interrupt Flag bit, SSPIF 4
Serial Programming, Block Diagram142	Synchronous Serial Port Mode Select bits,
Serialized Quick-Turnaround-Production7	SSPM3:SSPM0 85, 9
Single Receive Enable bit, SREN106	Synchronous Serial Port Module
Slave Mode	Synchronous Serial Port Status Register
SCL100	
SDA100	T
SLEEP Mode123, 141	T0CS
SMP89	TOIE
Software Simulator (MPSIM)	TOIF
SPBRG25, 27, 29, 31, 33, 34	T0SE
Special Features, Section	T1CKPS1:T1CKPS0
SPEN	
SPI	T1CON
	T10SCEN
Block Diagram	T1SYNC
Master Mode92	T2CKPS1:T2CKPS0
Master Mode Timing93	T2CON 24, 26, 28, 30, 32, 34, 7
Mode86	TIme-out13
Serial Clock91	Time-out bit3
Serial Data In91	Time-out Sequence13
Serial Data Out91	Timer Modules
Slave Mode Timing94	Overview, all6
Slave Mode Timing Diagram93	Timer0
Slave Select91	Block Diagram
SPI clock92	Counter Mode
SPI Mode91	
SSPCON 90	External Clock
	Interrupt 6
SSPSTAT89	Overview6
SPI Clock Edge Select bit, CKE89	Prescaler 6
SPI Data Input Sample Phase Select bit, SMP89	Section6
SPI Mode86	Timer Mode6
SREN106	Timing DiagramTilming Diagrams
SS 86	Timer0 6
SSP	TMR0 register6
Module Overview83	Timer1
Section	Block Diagram
SSPBUF 92	
SSPCON	Capacitor Selection
SSPSR	Counter Mode, Asynchronous
	Counter Mode, Synchronous
SSPSTAT89	External Clock
	Oscillator 7

PIC16C6X

LIST OF	TABLES	Table 12-2	2: Registers Associated with Baud Rate Generator107
Table 1 1	DIC16C6V Family of Davison	Table 12-3	
Table 1-1:	PIC16C6X Family of Devices		•
Table 3-1:	PIC16C61 Pinout Description	1 1 1 1 2 - 2	(BRGH = 0)108
Table 3-2:	PIC16C62/62A/R62/63/R63/66	Table 12-	
Table 3-3:	Pinout Description	Table 12-0	(BRGH = 1)109
	PIC16C64/64A/R64/65/65A/R65/67	Table 12-6	· ·
T-61- 4-4	Pinout Description	Table 12-0	Asynchronous Transmission 113
Table 4-1:	Special Function Registers for the	Table 10	•
T-1-1- 4.0	PIC16C61	Table 12-7	
Table 4-2:	Special Function Registers for the	T-bl- 10 (Asynchronous Reception
T	PIC16C62/62A/R6224	. Table 12-8	•
Table 4-3:	Special Function Registers for the	T-bl- 10 (Synchronous Master Transmission 117
T-51- 4-4	PIC16C63/R63	Table 12-9	9
Table 4-4:	Special Function Registers for the	T-bl- 10 :	Synchronous Master Reception
T-51- 4.5	PIC16C64/64A/R64	Table 12-	
Table 4-5:	Special Function Registers for the	T-bl- 10 :	Synchronous Slave Transmission 121
T-1-1- 4.0	PIC16C65/65A/R6530	Table 12-	
Table 4-6:	Special Function Registers for the	T-bl- 10 :	Synchronous Slave Reception
	PIC16C66/67		
Table 5-1:	PORTA Functions	Table 13-2	
Table 5-2:	Registers/Bits Associated with		PIC16C62/62A/R62/63/R63/
T = 0	PORTA		64/64A/R64/65/65A/R65/66/67
Table 5-3:	PORTB Functions	Table 13-3	,
Table 5-4:	Summary of Registers Associated with	T-bl- 10	Oscillator for PIC16C61
	PORTB		- · · · · · · · · · · · · · · · · · · ·
Table 5-5:	PORTC Functions for PIC16C62/6455	i	Oscillator for PIC16C62/62A/R62/63/R63/
Table 5-6:	PORTC Functions for	T. bl. 40 /	64/64A/R64/65/65A/R65/66/67
	PIC16C62A/R62/64A/R64	Table 13-	,
Table 5-7:	PORTC Functions for	T. b.b. 40.4	PIC16C61/62/64/65130
	PIC16C63/R63/65/65A/R65/66/67	Table 13-6	*
Table 5-8:	Summary of Registers Associated with		PIC16C62A/R62/63/R63/
	PORTC		64A/R64/65A/R65/66/67
Table 5-9:	PORTD Functions57	Table 13-7	
Table 5-10:	Summary of Registers Associated with	T. I.I. 40 (PIC16C61
	PORTD57		,
Table 5-11:	PORTE Functions59		PIC16C62/64/65130
Table 5-12:	Summary of Registers Associated with	Table 13-9	•
	PORTE59)	PIC16C62A/R62/63/R63/
Table 5-13:	Registers Associated with	T. b.b. 40 a	64A/R64/65A/R65/66/67
	Parallel Slave Port		·
Table 7-1:	Registers Associated with Timer069		Registers on PIC16C61/62/64/65131
Table 8-1:	Capacitor Selection for the	Table 13-	· · · · · · · · · · · · · · · · · · ·
	Timer1 Oscillator73	}	Registers on
Table 8-2:	Registers Associated with		PIC16C62A/R62/63/R63/
	Timer1 as a Timer/Counter74		64A/R64/65A/R65/66/67
Table 9-1:	Registers Associated with	Table 13-	
	Timer2 as a Timer/Counter76		all Registers
Table 10-1:	CCP Mode - Timer Resource77		
Table 10-2:	Interaction of Two CCP Modules77		
Table 10-3:	Example PWM Frequencies	Table 15-	·
	and Resolutions at 20 MHz81	Table 16-	
Table 10-4:	Registers Associated with Timer1,		Specs for Oscillator Configurations
	Capture and Compare81		and Frequencies of Operation
Table 10-5:	Registers Associated with PWM	T 11 101	(Commercial Devices)
	and Timer282	Table 16-2	•
Table 11-1:	Registers Associated with SPI		Requirements
	Operation88	Table 16-3	ě .
Table 11-2:	Registers Associated with SPI		Requirements
	Operation (PIC16C66/67)		, ,
Table 11-3:	I ² C Bus Terminology95	i	Oscillator Start-up Timer and
Table 11-4:	Data Transfer Received Byte		Power-up Timer Requirements
	Actions100		·
Table 11-5:	Registers Associated with I ² C	Table 17-	
	Operation		2: Input Capacitance*181
Table 12-1:	Baud Bate Formula 107	•	