



Welcome to E-XFL.COM

## What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

# Details

Product Status	Active
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	22
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	28-SOIC (0.295", 7.50mm Width)
Supplier Device Package	28-SOIC
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc63-04i-so

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong







FIGURE 3-4: PIC16C66/67 BLOCK DIAGRAM

### 5.2 PORTB and TRISB Register

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTB is an 8-bit wide bi-directional port. The corresponding data direction register is TRISB. Setting a bit in the TRISB register puts the corresponding output driver in a hi-impedance mode. Clearing a bit in the TRISB register puts the contents of the output latch on the selected pin(s).

### EXAMPLE 5-2: INITIALIZING PORTB

BCF	STATUS,	RP0	;	
CLRF	PORTB		;	Initialize PORTB by
			;	clearing output
			;	data latches
BSF	STATUS,	RP0	;	Select Bank 1
MOVLW	0xCF		;	Value used to
			;	initialize data
			;	direction
MOVWF	TRISB		;	Set RB<3:0> as inputs
			;	RB<5:4> as outputs
			;	RB<7:6> as inputs

Each of the PORTB pins has a weak internal pull-up. A single control bit can turn on all the pull-ups. This is performed by clearing bit  $\overrightarrow{\text{RBPU}}$  (OPTION<7>). The weak pull-up is automatically turned off when the port pin is configured as an output. The pull-ups are also disabled on a Power-on Reset.

Four of PORTB's pins, RB7:RB4, have an interrupt on change feature. Only pins configured as inputs can cause this interrupt to occur (i.e., any RB7:RB4 pin configured as an output is excluded from the interrupt on change comparison). The input pins (of RB7:RB4) are compared with the old value latched on the last read of PORTB. The "mismatch" outputs of RB7:RB4 are OR'ed together to generate the RB port change interrupt with flag bit RBIF (INTCON<0>).

This interrupt can wake the device from SLEEP. The user, in the interrupt service routine, can clear the interrupt in the following manner:

- a) Any read or write of PORTB. This will end the mismatch condition.
- b) Clear flag bit RBIF.

A mismatch condition will continue to set flag bit RBIF. Reading PORTB will end the mismatch condition, and allow flag bit RBIF to be cleared.

This interrupt on mismatch feature, together with software configurable pull-ups on these four pins allow easy interface to a keypad and make it possible for wake-up on key-depression. Refer to the Embedded Control Handbook, Application Note, *"Implementing Wake-up on Key Stroke"* (AN552).

Note:	For PIC16C61/62/64/65, if a change on the
	I/O pin should occur when a read operation
	is being executed (start of the Q2 cycle),
	then interrupt flag bit RBIF may not get set.

The interrupt on change feature is recommended for wake-up on key depression operation and operations where PORTB is only used for the interrupt on change feature. Polling of PORTB is not recommended while using the interrupt on change feature.

#### FIGURE 5-3: BLOCK DIAGRAM OF THE RB7:RB4 PINS FOR PIC16C61/62/64/65



NOTES:

-

# 11.4 <u>I<sup>2</sup>C<sup>™</sup> Overview</u>

This section provides an overview of the Inter-Integrated Circuit (I<sup>2</sup>C) bus, with Section 11.5 discussing the operation of the SSP module in  $I^2C$  mode.

The  $I^2C$  bus is a two-wire serial interface developed by the Philips<sup>®</sup> Corporation. The original specification, or standard mode, was for data transfers of up to 100 Kbps. The enhanced specification (fast mode) is also supported. This device will communicate with both standard and fast mode devices if attached to the same bus. The clock will determine the data rate.

The I<sup>2</sup>C interface employs a comprehensive protocol to ensure reliable transmission and reception of data. When transmitting data, one device is the "master" which initiates transfer on the bus and generates the clock signals to permit that transfer, while the other device(s) acts as the "slave." All portions of the slave protocol are implemented in the SSP module's hardware, except general call support, while portions of the master protocol need to be addressed in the PIC16CXX software. Table 11-3 defines some of the I<sup>2</sup>C bus terminology. For additional information on the I<sup>2</sup>C interface specification, refer to the Philips document "*The I<sup>2</sup>C bus and how to use it.*"#939839340011, which can be obtained from the Philips Corporation.

In the  $I^2C$  interface protocol each device has an address. When a master wishes to initiate a data transfer, it first transmits the address of the device that it wishes to "talk" to. All devices "listen" to see if this is their address. Within this address, a bit specifies if the master wishes to read-from/write-to the slave device. The master and slave are always in opposite modes (transmitter/receiver) of operation during a data transfer. That is they can be thought of as operating in either of these two relations:

- · Master-transmitter and Slave-receiver
- · Slave-transmitter and Master-receiver

In both cases the master generates the clock signal.

The output stages of the clock (SCL) and data (SDA) lines must have an open-drain or open-collector in order to perform the wired-AND function of the bus. External pull-up resistors are used to ensure a high level when no device is pulling the line down. The number of devices that may be attached to the  $I^2C$  bus is limited only by the maximum bus loading specification of 400 pF.

#### 11.4.1 INITIATING AND TERMINATING DATA TRANSFER

During times of no data transfer (idle time), both the clock line (SCL) and the data line (SDA) are pulled high through the external pull-up resistors. The START and STOP conditions determine the start and stop of data transmission. The START condition is defined as a high to low transition of the SDA when the SCL is high. The STOP condition is defined as a low to high transition of the SDA when the SCL is high. The START and STOP conditions. The master generates these conditions for starting and terminating data transfer. Due to the definition of the START and STOP conditions, when data is being transmitted, the SDA line can only change state when the SCL line is low.

### FIGURE 11-14: START AND STOP CONDITIONS



Term	Description
Transmitter	The device that sends the data to the bus.
Receiver	The device that receives the data from the bus.
Master	The device which initiates the transfer, generates the clock and terminates the transfer.
Slave	The device addressed by a master.
Multi-master	More than one master device in a system. These masters can attempt to control the bus at the same time without corrupting the message.
Arbitration	Procedure that ensures that only one of the master devices will control the bus. This ensure that the transfer data does not get corrupted.
Synchronization	Procedure where the clock signals of two or more devices are synchronized.

# TABLE 11-3: I<sup>2</sup>C BUS TERMINOLOGY

# FIGURE 13-17: INTERRUPT LOGIC FOR PIC16C61







The following table shows which devices have which interrupts.

Device	TOIF	INTF	RBIF	PSPIF	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	CCP2IF
PIC16C62	Yes	Yes	Yes	-	-	-	Yes	Yes	Yes	Yes	-
PIC16C62A	Yes	Yes	Yes	-	-	-	Yes	Yes	Yes	Yes	-
PIC16CR62	Yes	Yes	Yes	-	-	-	Yes	Yes	Yes	Yes	-
PIC16C63	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16CR63	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C64	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes	-
PIC16C64A	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes	-
PIC16C64	Yes	Yes	Yes	Yes	-	-	Yes	Yes	Yes	Yes	-
PIC16C65	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C65A	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16CR65	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C66	Yes	Yes	Yes	-	Yes	Yes	Yes	Yes	Yes	Yes	Yes
PIC16C67	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes

# FIGURE 13-22: WAKE-UP FROM SLEEP THROUGH INTERRUPT

, a1 a2 a3 a4 , a1 a2 a3 a4 , a1 , a1 , a1 a2 a3 a4										
osc1/~_/~_/~_/~_/										
		Tost(2)		\'	\					
INT pin	1			i i	1					
INTF flag	1			Interrupt Latency						
(11100112)				(Note 2)						
GIE bit (INTCON<7>)	Pro	ocessor in		\						
1 1	. 5	SLEEP			1	1				
INSTRUCTION FLOW					1					
РС ( РС )	PC+1 X	PC+2	PC+2	χ PC + 2	( <u>0004</u> h	( 0005h				
Instruction { Inst(PC) = SLEEP	Inst(PC + 1)	1	Inst(PC + 2)	 	Inst(0004h)	Inst(0005h)				
Instruction Inst(PC - 1)	SLEEP	1	Inst(PC + 1)	Dummy cycle	Dummy cycle	Inst(0004h)				
Note 1, VT HC or LD coeilleter a	nodo occurrod									

2: TOST = 1024TOSC (drawing not to scale) This delay will not be there for RC osc mode.

3: GIE = '1' assumed. In this case after wake-up, the processor jumps to the interrupt routine.

If GIE = '0', execution will continue in-line.

4: CLKOUT is not available in these osc modes, but shown here for timing reference.

# 13.9 Program Verification/Code Protection

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

If the code protection bit(s) have not been programmed, the on-chip program memory can be read out for verification purposes.

Note:	Microchip does not recommend code pro-
	tecting windowed devices.

#### 13.10 ID Locations

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Four memory locations (2000h - 2003h) are designated as ID locations where the user can store checksum or other code-identification numbers. These locations are not accessible during normal execution but are readable and writable during program/verify. It is recommended that only the 4 least significant bits of the ID location are used.

For ROM devices, these values are submitted along with the ROM code.

#### 13.11 In-Circuit Serial Programming

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The PIC16CXX microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock and data, and three other lines for power, ground, and the programming voltage. This allows customers to manufacture boards with unprogrammed devices, and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. The device is placed into a program/verify mode by holding pins RB6 and RB7 low while raising the  $\overline{\text{MCLR}}$  (VPP) pin from VIL to VIHH (see programming specification). RB6 becomes the programming clock and RB7 becomes the programming data. Both RB6 and RB7 are Schmitt Trigger inputs in this mode.

After reset, to place the device in program/verify mode, the program counter (PC) is at location 00h. A 6-bit command is then supplied to the device. Depending on the command, 14-bits of program data are then supplied to or from the device, depending if the command was a load or a read. For complete details of serial programming, please refer to the PIC16C6X/7X Programming Specifications (Literature #DS30228).

#### FIGURE 13-23: TYPICAL IN-CIRCUIT SERIAL PROGRAMMING CONNECTION



# 14.0 INSTRUCTION SET SUMMARY

Each PIC16CXX instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The PIC16CXX instruction set summary in Table 14-2 lists **byte-oriented**, **bit-oriented**, and **literal and control** operations. Table 14-1 shows the opcode field descriptions.

For **byte-oriented** instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the W register. If 'd' is one, the result is placed in the file register specified in the instruction.

For **bit-oriented** instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while 'f' represents the number of the file in which the bit is located.

For **literal and control** operations, 'k' represents an eight or eleven bit constant or literal value.

#### TABLE 14-1: OPCODE FIELD DESCRIPTIONS

Field	Description
f	Register file address (0x00 to 0x7F)
W	Working register (accumulator)
b	Bit address within an 8-bit file register
k	Literal field, constant data or label
x	Don't care location $(= 0 \text{ or } 1)$ The assembler will generate code with x = 0. It is the recommended form of use for compatibility with all Microchip software tools.
d	Destination select; $d = 0$ : store result in W, d = 1: store result in file register f. Default is $d = 1$
label	Label name
TOS	Top of Stack
PC	Program Counter
PCLATH	Program Counter High Latch
GIE	Global Interrupt Enable bit
WDT	Watchdog Timer/Counter
TO	Time-out bit
PD	Power-down bit
dest	Destination either the W register or the specified register file location
[]	Options
()	Contents
$\rightarrow$	Assigned to
<>	Register bit field
∈	In the set of
italics	User defined term (font is courier)

The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- · Bit-oriented operations
- · Literal and control operations

All instructions are executed within one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In this case, the execution takes two instruction cycles with the second cycle executed as a NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz, the normal instruction execution time is 1  $\mu$ s. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is 2  $\mu$ s.

Table 14-2 lists the instructions recognized by the MPASM assembler.

Figure 14-1 shows the general formats that the instructions can have.

Note: To maintain upward compatibility with future PIC16CXX products, do not use the OPTION and TRIS instructions.

All examples use the following format to represent a hexadecimal number:

0xhh

where h signifies a hexadecimal digit.

#### FIGURE 14-1: GENERAL FORMAT FOR INSTRUCTIONS



#### 15.2 DC Characteristics: PIC16LC61-04 (Commercial, Industrial)

Standard Operating Conditions (unless otherwise stated)								
DC CHA	RACTERISTICS	Operatir	ng temp	erature	-40	°C ≤	$TA \le +85^{\circ}C$ for industrial and	
					0°C	≤ ≤	$TA \le +70^{\circ}C$ for commercial	
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions	
D001	Supply Voltage	Vdd	3.0	-	6.0	V	XT, RC, and LP osc configuration	
D002*	RAM Data Retention Volt- age (Note 1)	Vdr	-	1.5	-	V		
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details	
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details	
D010	Supply Current (Note 2)	IDD	-	1.4	2.5	mA	FOSC = 4 MHz, VDD = 3.0V (Note 4)	
D010A			-	15	32	μA	FOSC = 32 kHz, VDD = 3.0V, WDT disabled, LP osc configuration	
D020	Power-down Current	IPD	-	5	20	μA	VDD = 3.0V, WDT enabled, $-40^{\circ}C$ to $+85^{\circ}C$	
D021	(Note 3)		-	0.6	9	μA	VDD = 3.0V, WDT disabled, 0°C to +70°C	
D021A			-	0.6	12	μA	VDD = $3.0V$ , WDT disabled, $-40^{\circ}C$ to $+85^{\circ}C$	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 15-5: TIMER0 EXTERNAL CLOCK TIMINGS



# TABLE 15-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5Tcy + 20	_	_	ns	Must also meet
			With Prescaler	10	—	—	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet
			With Prescaler	10	_	_	ns	parameter 42
42*	Tt0P	T0CKI Period	No Prescaler	TCY + 40	_	_	ns	N = prescale value
			With Prescaler	Greater of: 20 ns or <u>Tcy + 40</u> N	_	_	ns	(2, 4,, 256)

These parameters are characterized but not tested.







FIGURE 16-20: IOH VS. VOH, VDD = 5V



# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# 17.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

2. TppS      4. Ts      (I <sup>2</sup> C specifications only)        T      F      Frequency      T      Time        Lowercase letters (pp) and their meanings:      T      Time      Time        cc      CCP1      osc      OSC1        ck      CLKOUT      rd      RD
T  T  Time    F  Frequency  T  Time    Lowercase letters (pp) and their meanings:
F  Frequency  T  Time    Lowercase letters (pp) and their meanings:
Lowercase letters (pp) and their meanings:    pp  osc  OSC1    ck  CLKOUT  rd  RD
pp      osc      OSC1        ck      CLKOUT      rd      RD
cc      CCP1      osc      OSC1        ck      CLKOUT      rd      RD
ck CLKOUT rd RD
cs CS rw RD or WR
di SDI sc SCK
do SDO ss <del>SS</del>
dt Data in t0 T0CKI
io I/O port t1 T1CKI
mc MCLR wr WR
Uppercase letters and their meanings:
S
F Fall P Period
H High R Rise
I Invalid (Hi-impedance) V Valid
L Low Z Hi-impedance
I <sup>2</sup> C only
AA output access High High
BUF Bus free Low Low
TCC:ST (I <sup>2</sup> C specifications only)
HD Hold SU Setup
ST
DAT DATA input hold STO STOP condition
STA START condition
Load condition 1 VDD/2 Load condition 2
ρ
Pin — CL
Pin Vss
▼ Vee
$R_L = 464\Omega$ Note 1: PORTD and PORTE are not imple-
CL = 50 pE for all pips except OSC2/CLKOUT mented on the PIC16C62.
but including D and E outputs as ports
15 pF for OSC2 output

# FIGURE 17-5: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS



## TABLE 17-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS

Param	Sym	Characteristic	Min	Тур†	Max	Units	Conditions		
NO.				1					
40*	Tt0H	T0CKI High Pulse V	Vidth	No Prescaler	0.5TCY + 20	—	_	ns	Must also meet
				With Prescaler	10	—	—	ns	parameter 42
41*	Tt0L	T0CKI Low Pulse W	/idth	No Prescaler	0.5TCY + 20	—	_	ns	Must also meet
				With Prescaler	10	—		ns	parameter 42
42*	Tt0P	T0CKI Period		No Prescaler	TCY + 40	—		ns	
				With Prescaler	Greater of:	—	—	ns	N = prescale value
					20 or <u>ICY + 40</u>				(2, 4,, 256)
454	<b>T</b> 1411				IN 0.5Tour 00				
45"	ITTH	I ICKI High Time	Synchronous, P	rescaler = 1	0.51CY + 20		_	ns	Must also meet
			Synchronous,	PIC16C6X	15	_	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 <b>LC</b> 6X	25	_	_	ns	
			Asynchronous	PIC16 <b>C</b> 6X	30	—	_	ns	
				PIC16 <b>LC</b> 6X	50	-	—	ns	
46*	Tt1L	T1CKI Low Time	Synchronous, P	rescaler = 1	0.5TCY + 20	—		ns	Must also meet
			Synchronous,	PIC16 <b>C</b> 6X	15	—	_	ns	parameter 47
			Prescaler = 2,4,8	PIC16 <b>LC</b> 6X	25	-		ns	
			Asynchronous	PIC16 <b>C</b> 6X	30	—	_	ns	
				PIC16 <b>LC</b> 6X	50	—	-	ns	
47*	Tt1P	T1CKI input period	Synchronous	PIC16 <b>C</b> 6X	Greater of:	—	_	ns	N = prescale value
					30 OR <u>TCY + 40</u>				(1, 2, 4, 8)
					N				
				PIC16 <b>LC</b> 6X	Greater of:				N = prescale value
					50 OR <u>TCY + 40</u>				(1, 2, 4, 8)
					N				
			Asynchronous	PIC16 <b>C</b> 6X	60			ns	
				PIC16 <b>LC</b> 6X	100		—	ns	
	Ft1	Timer1 oscillator inp	out frequency rar	ige	DC	-	200	kHz	
		(oscillator enabled b	by setting bit T1C	SCEN)					
48	TCKEZtmr1	Delay from external	clock edge to tin	ner increment	2Tosc	-	7Tosc	-	

These parameters are characterized but not tested.

### 18.1 DC Characteristics: PIC16C62A/R62/64A/R64-04 (Commercial, Industrial, Extended) PIC16C62A/R62/64A/R64-10 (Commercial, Industrial, Extended) PIC16C62A/R62/64A/R64-20 (Commercial, Industrial, Extended)

Standard Operating Conditions (unless otherwise stated)									
рс сна	BACTERISTICS	Operating temperature $-40^{\circ}C \leq TA \leq +125^{\circ}C$ for extended,							
DO ONA		-40°C $\leq$ TA $\leq$ +85°C for industrial and							
			$\leq$ TA $\leq$ +70°C for commercial						
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions		
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration		
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V			
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details		
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details		
D005	Brown-out Reset Voltage	Bvdd	3.7	4.0	4.3	V	BODEN bit in configuration word enabled		
			3.7	4.0	4.4	v	Extended Range Only		
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC, osc configuration Fosc = 4 MHz, VDD = 5.5V (Note 4)		
D013			-	10	20	mA	HS osc configuration FOSC = 20 MHz, VDD = 5.5V		
D015*	Brown-out Reset Current (Note 6)	$\Delta$ Ibor	-	350	425	μA	BOR enabled, VDD = 5.0V		
D020	Power-down Current (Note	IPD	-	10.5	42	μA	VDD = 4.0V, WDT enabled, -40°C to +85°C		
D021	3, 5)		-	1.5	16	μA	VDD = 4.0V, WDT disabled, $-0^{\circ}C$ to $+70^{\circ}C$		
D021A			-	1.5	19	μA	$VDD = 4.0V$ , $WDT$ disabled, $-40^{\circ}C$ to $+85^{\circ}C$		
D021B			-	2.5	19	μA	VDD = $4.0V$ , WDT disabled, $-40^{\circ}C$ to $+125^{\circ}C$		
D023*	Brown-out Reset Current (Note 6)	$\Delta$ Ibor	-	350	425	μA	BOR enabled, VDD = 5.0V		

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





# TABLE 18-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 input low time	No Prescaler	No Prescaler		—	_	ns	
			With Prescaler	PIC16 <b>C</b> 62A/R62/ 64A/R64	10	-	_	ns	
				PIC16 <b>LC</b> 62A/R62/ 64A/R64	20	—	—	ns	
51*	TccH	CCP1	No Prescaler		0.5TCY + 20	—	_	ns	
		input high time	With Prescaler	PIC16 <b>C</b> 62A/R62/ 64A/R64	10	—	—	ns	
				PIC16 <b>LC</b> 62A/R62/ 64A/R64	20	-	_	ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-	_	ns	N = prescale value (1,4 or 16)
53*	53* TccR CCP1 output rise time		me	PIC16 <b>C</b> 62A/R62/ 64A/R64	_	10	25	ns	
				PIC16 <b>LC</b> 62A/R62/ 64A/R64	_	25	45	ns	
54* TccF CCP1 output fall time		PIC16 <b>C</b> 62A/R62/ 64A/R64	_	10	25	ns			
			PIC16 <b>LC</b> 62A/R62/ 64A/R64	_	25	45	ns		

\* These parameters are characterized but not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### FIGURE 18-8: PARALLEL SLAVE PORT TIMING (PIC16C64A/R64)



## TABLE 18-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C64A/R64)

Parameter No.	Sym	Characteristic			Тур†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ (setup time)				—	ns	
				25	_	_	ns	Extended Range Only
63*	TwrH2dtl	$\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ to data–in invalid (hold	PIC16 <b>C</b> 64A/R64	20	I	_	ns	
	time)		PIC16 <b>LC</b> 64A.R64	35	_	—	ns	
64	TrdL2dtV	$\overline{\text{RD}}\downarrow$ and $\overline{\text{CS}}\downarrow$ to data–out valid			I	80	ns	
					_	90	ns	Extended Range Only
65*	TrdH2dtl	$\overline{\text{RD}}$ or $\overline{\text{CS}}$ to data-out invalid	10		30	ns		

These parameters are characterized but not tested.

# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





### TABLE 19-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ†	Мах	Units	Conditions
70	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	Тсү	_	l	ns	
71	TscH	SCK input high time (slave mode)	TCY + 20	_	_	ns	
72	TscL	SCK input low time (slave mode)	Tcy + 20	—		ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_		ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_		ns	
75	TdoR	SDO data output rise time	_	10	25	ns	
76	TdoF	SDO data output fall time		10	25	ns	
77	TssH2doZ	SS↑ to SDO output hi-impedance	10	—	50	ns	
78	TscR	SCK output rise time (master mode)		10	25	ns	
79	TscF	SCK output fall time (master mode)	_	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67



# FIGURE 21-7: CAPTURE/COMPARE/PWM TIMINGS (CCP1 AND CCP2)

## TABLE 21-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1 AND CCP2)

Param No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1 and CCP2	No Prescaler		0.5Tcy + 20	_	_	ns	
		input low time	With Prescaler	PIC16CR63/R65	10	—	—	ns	
				PIC16LCR63/R65	20	—	_	ns	
51*	TccH	CCP1 and CCP2 input high time	No Prescaler		0.5TCY + 20	—	_	ns	
			With Prescaler	PIC16 <b>CR</b> 63/R65	10		_	ns	
				PIC16LCR63/R65	20		_	ns	
52*	TccP	CCP1 and CCP2 ir	nput period		<u>3Tcy + 40</u> N		-	ns	N = prescale value (1,4, or 16)
53*	TccR	CCP1 and CCP2 output rise time		PIC16 <b>CR</b> 63/R65	—	10	25	ns	
				PIC16LCR63/R65	—	25	45	ns	
54*	TccF	CCP1 and CCP2 output fall time		PIC16 <b>CR</b> 63/R65	—	10	25	ns	
				PIC16LCR63/R65	_	25	45	ns	

\* These parameters are characterized but not tested.



FIGURE 23-23: TYPICAL XTAL STARTUP TIME vs. VDD (HS MODE, 25°C)



FIGURE 23-24: TYPICAL XTAL STARTUP TIME vs. Vdd (XT MODE, 25°C)



## TABLE 23-2: CAPACITOR SELECTION FOR CRYSTAL OSCILLATORS

Osc Type	Crystal Freq	Cap. Range C1	Cap. Range C2
LP	32 kHz	33 pF	33 pF
	200 kHz	15 pF	15 pF
XT	200 kHz	47-68 pF	47-68 pF
	1 MHz	15 pF	15 pF
	4 MHz	15 pF	15 pF
HS	4 MHz	15 pF	15 pF
	8 MHz	15-33 pF	15-33 pF
	20 MHz	15-33 pF	15-33 pF
Crystals Used			
32 kHz	Epson C-00	± 20 PPM	
200 kHz	STD XTL 2	± 20 PPM	
1 MHz	ECS ECS-1	± 50 PPM	
4 MHz	ECS ECS-4	± 50 PPM	
8 MHz	EPSON CA	± 30 PPM	
20 MHz	EPSON CA	-301 20.000M-C	± 30 PPM

# **PIN COMPATIBILITY**

Devices that have the same package type and VDD, VSs and  $\overline{\text{MCLR}}$  pin locations are said to be pin compatible. This allows these different devices to operate in the same socket. Compatible devices may only requires minor software modification to allow proper operation in the application socket (ex., PIC16C56 and PIC16C61 devices). Not all devices in the same package size are pin compatible; for example, the PIC16C62 is compatible with the PIC16C63, but not the PIC16C55.

Pin compatibility does not mean that the devices offer the same features. As an example, the PIC16C54 is pin compatible with the PIC16C71, but does not have an A/D converter, weak pull-ups on PORTB, or interrupts.

Pin Compatible Devices	Package
PIC12C508, PIC12C509, PIC12C671, PIC12C672	8-pin
PIC16C154, PIC16CR154, PIC16C156, PIC16CR156, PIC16C158, PIC16CR158, PIC16C52, PIC16C54, PIC16C54A, PIC16C56, PIC16C56A, PIC16CR58A, PIC16C661, PIC16C554, PIC16C556, PIC16C558 PIC16C620, PIC16C621, PIC16C622 PIC16C641, PIC16C642, PIC16C661, PIC16C662 PIC16C710, PIC16C71, PIC16C711, PIC16C715 PIC16F83, PIC16CR83, PIC16F84A, PIC16CR84	18-pin, 20-pin
PIC16C55, PIC16C57, PIC16CR57B	28-pin
PIC16CR62, PIC16C62A, PIC16C63, PIC16CR63, PIC16C66, PIC16C72, PIC16C73A, PIC16C76	28-pin
PIC16CR64, PIC16C64A, PIC16C65A, PIC16CR65, PIC16C67, PIC16C74A, PIC16C77	40-pin
PIC17CR42, PIC17C42A, PIC17C43, PIC17CR43, PIC17C44	40-pin
PIC16C923, PIC16C924	64/68-pin
PIC17C756, PIC17C752	64/68-pin

## TABLE F-1: PIN COMPATIBLE DEVICES