

Welcome to E-XFL.COM

What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

Details

E·XFI

| Product Status | Obsolete |
|----------------------------|---|
| Core Processor | PIC |
| Core Size | 8-Bit |
| Speed | 4MHz |
| Connectivity | I ² C, SPI |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT |
| Number of I/O | 33 |
| Program Memory Size | 3.5KB (2K x 14) |
| Program Memory Type | OTP |
| EEPROM Size | - |
| RAM Size | 128 x 8 |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 6V |
| Data Converters | - |
| Oscillator Type | External |
| Operating Temperature | -40°C ~ 85°C (TA) |
| Mounting Type | Surface Mount |
| Package / Case | 44-TQFP |
| Supplier Device Package | 44-TQFP (10x10) |
| Purchase URL | https://www.e-xfl.com/product-detail/microchip-technology/pic16lc64a-04i-pt |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Pin Diagrams (Cont.'d)



3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data may be fetched from the same memory using the same bus. Separating program and data busses further allows instructions to be sized differently than 8-bit wide data words. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C61 addresses 1K x 14 of program memory. The PIC16C62/62A/R62/64/64A/R64 address 2K x 14 of program memory, and the PIC16C63/R63/65/65A/R65 devices address 4K x 14 of program memory. The PIC16C66/67 address 8K x 14 program memory. All program memory is internal.

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of "special optimal situations" makes programming with the PIC16CXX simple yet efficient, thus significantly reducing the learning curve. The PIC16CXX device contains an 8-bit ALU and working register (W). The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register), the other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending upon the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. Bits C and DC operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.



FIGURE 3-4: PIC16C66/67 BLOCK DIAGRAM

| Pin Name | Pin# | Pin Type | Buffer Type | Description |
|---|------------|----------|------------------------|--|
| OSC1/CLKIN | 9 | I | ST/CMOS ⁽³⁾ | Oscillator crystal input/external clock source input. |
| OSC2/CLKOUT | 10 | 0 | _ | Oscillator crystal output. Connects to crystal or resonator in crys- tal oscillator mode. In RC mode, the pin outputs CLKOUT which has 1/4 the frequency of OSC1, and denotes the instruction cycle rate. |
| MCLR/Vpp | 1 | I/P | ST | Master clear reset input or programming voltage input. This pin is an active low reset to the device. |
| | | | | PORTA is a bi-directional I/O port. |
| RA0 | 2 | I/O | TTL | |
| RA1 | 3 | I/O | TTL | |
| RA2 | 4 | I/O | TTL | |
| RA3 | 5 | I/O | TTL | |
| RA4/T0CKI | 6 | I/O | ST | RA4 can also be the clock input to the Timer0 timer/counter. Output is open drain type. |
| RA5/SS | 7 | I/O | TTL | RA5 can also be the slave select for the synchronous serial port. |
| | | | | PORTB is a bi-directional I/O port. PORTB can be software pro- |
| | 01 | 1/0 | TTU(CT(4) | grammed for internal weak pull-up on all inputs. |
| | 21 | 1/0 | 111/5109 | RBO can also de the external interrupt pin. |
| RBI | 22 | 1/0 | | |
| RB2 | 23 | 1/0 | | |
| RB3 | 24 | 1/0 | | Intervent en obenge nin |
| | 25 | 1/0 | | |
| RBS | 26 | 1/0 | 11L TTU(0T(5) | Interrupt on change pin. |
| RB0 | 27 | 1/0 | TTL/ST(5) | Interrupt on change pin. Serial programming clock. |
| RB/ | 28 | 1/0 | 112/5109 | Interrupt on change pin. Serial programming data. |
| RC0/T1OSO ⁽¹⁾ /T1CKI | 11 | I/O | ST | RC0 can also be the Timer1 oscillator output ⁽¹⁾ or Timer1 clock input. |
| RC1/T1OSI ⁽¹⁾ /CCP2 ⁽²⁾ | 12 | I/O | ST | RC1 can also be the Timer1 oscillator input ⁽¹⁾ or Capture2 input/Compare2 output/PWM2 output ⁽²⁾ . |
| RC2/CCP1 | 13 | I/O | ST | RC2 can also be the Capture1 input/Compare1 out- put/PWM1 output. |
| RC3/SCK/SCL | 14 | I/O | ST | RC3 can also be the synchronous serial clock input/output for both SPI and I ² C modes. |
| RC4/SDI/SDA | 15 | I/O | ST | RC4 can also be the SPI Data In (SPI mode) or data I/O (I^2C mode). |
| RC5/SDO | 16 | I/O | ST | RC5 can also be the SPI Data Out (SPI mode). |
| RC6/TX/CK ⁽²⁾ | 17 | I/O | ST | RC6 can also be the USART Asynchronous Transmit ⁽²⁾ or Synchronous Clock ⁽²⁾ . |
| RC7/RX/DT ⁽²⁾ | 18 | I/O | ST | RC7 can also be the USART Asynchronous Receive ⁽²⁾ or Synchronous $\operatorname{Data}^{(2)}$. |
| Vss | 8,19 | Р | _ | Ground reference for logic and I/O pins. |
| Vdd | 20 | Р | — | Positive supply for logic and I/O pins. |
| Legend: I = input O = | = output | l. | /O = input/outpu | t P = power |
| | - Not used | г | TI – TTI input | ST - Sobmitt Trigger input |

TABLE 3-2: PIC16C62/62A/R62/63/R63/66 PINOUT DESCRIPTION

Note 1: Pin functions T1OSO and T1OSI are reversed on the PIC16C62.

2: The USART and CCP2 are not available on the PIC16C62/62A/R62.

3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.

4: This buffer is a Schmitt Trigger input when configured as the external interrupt.

5: This buffer is a Schmitt Trigger input when used in serial programming mode.

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets ⁽³⁾ |
|----------------------|---------|--------------------|--|---------------|----------------|--------------|-----------------|----------------|--------------------|--------------------------|--|
| Bank 1 | | | | | | | | | | | |
| 80h ⁽¹⁾ | INDF | Addressing | this location | uses conter | nts of FSR to | address data | a memory (n | ot a physical | register) | 0000 0000 | 0000 0000 |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h ⁽¹⁾ | PCL | Program Co | ounter's (PC) | Least Sigr | nificant Byte | | | | | 0000 0000 | 0000 0000 |
| 83h ⁽¹⁾ | STATUS | IRP ⁽⁵⁾ | RP1 ⁽⁵⁾ | RP0 | TO | PD | z | DC | С | 0001 1xxx | 000q quuu |
| 84h ⁽¹⁾ | FSR | Indirect data | a memory ac | Idress pointe | ər | | | | | xxxx xxxx | uuuu uuuu |
| 85h | TRISA | — | _ | PORTA Da | ta Direction R | egister | | | | 11 1111 | 11 1111 |
| 86h | TRISB | PORTB Dat | ta Direction F | Register | | | | | | 1111 1111 | 1111 1111 |
| 87h | TRISC | PORTC Da | ta Direction I | Register | | | | | | 1111 1111 | 1111 1111 |
| 88h | TRISD | PORTD Da | ta Direction I | Register | | | | | | 1111 1111 | 1111 1111 |
| 89h | TRISE | IBF | OBF | IBOV | PSPMODE | | PORTE Da | ta Direction I | Bits | 0000 -111 | 0000 -111 |
| 8Ah ^(1,2) | PCLATH | — | - | — | Write Buffer | for the uppe | r 5 bits of the | e Program C | ounter | 0 0000 | 0 0000 |
| 8Bh ⁽¹⁾ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 8Ch | PIE1 | PSPIE | (6) | — | _ | SSPIE | CCP1IE | TMR2IE | TMR1IE | 00 0000 | 00 0000 |
| 8Dh | _ | Unimpleme | nted | | | | | | | — | - |
| 8Eh | PCON | _ | — | — | — | | — | POR | BOR ⁽⁴⁾ | dd | uu |
| 8Fh | _ | Unimpleme | nted | | | | | | | — | - |
| 90h | _ | Unimpleme | nted | | | | | | | — | |
| 91h | — | Unimpleme | nted | | | | | | | — | - |
| 92h | PR2 | Timer2 Peri | Timer2 Period Register | | | | | | | 1111 1111 | 1111 1111 |
| 93h | SSPADD | Synchronou | Synchronous Serial Port (I ² C mode) Address Register | | | | | | | 0000 0000 | 0000 0000 |
| 94h | SSPSTAT | — | — | D/A | Р | S | R/W | UA | BF | 00 0000 | 00 0000 |
| 95h-9Fh | - | Unimpleme | nted | | | | | | | - | _ |

TABLE 4-4: SPECIAL FUNCTION REGISTERS FOR THE PIC16C64/64A/R64 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from either bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: The BOR bit is reserved on the PIC16C64, always maintain this bit set.

5: The IRP and RP1 bits are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

6: PIE1<6> and PIR1<6> are reserved on the PIC16C64/64A/R64, always maintain these bits clear.

| IADLE | 4-0: | SPECIA | | | GISTERS | | | 0000/07 | (Cont.a |) | |
|----------------------|---------|----------------------|--|---------------------------|----------------|--------------|-----------------|----------------|---------|--------------------------|--|
| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets ⁽³⁾ |
| Bank 1 | | | | | | | | | | | |
| 80h ⁽¹⁾ | INDF | Addressing | Addressing this location uses contents of FSR to address data memory (not a physical register) | | | | | | | 0000 0000 | 0000 0000 |
| 81h | OPTION | RBPU | INTEDG | TOCS | TOSE | PSA | PS2 | PS1 | PS0 | 1111 1111 | 1111 1111 |
| 82h ⁽¹⁾ | PCL | Program Co | ounter's (PC) | Least Sigr | nificant Byte | | | | | 0000 0000 | 0000 0000 |
| 83h ⁽¹⁾ | STATUS | IRP | RP1 | RP0 | TO | PD | Z | DC | С | 0001 1xxx | 000q quuu |
| 84h ⁽¹⁾ | FSR | Indirect data | a memory ac | dress pointe | er | 1 | | | 1 | xxxx xxxx | uuuu uuuu |
| 85h | TRISA | _ | — | PORTA Da | ta Direction R | egister | | | | 11 1111 | 11 1111 |
| 86h | TRISB | PORTB Dat | ta Direction I | Register | | | | | | 1111 1111 | 1111 1111 |
| 87h | TRISC | PORTC Da | ta Direction I | Register | | | | | | 1111 1111 | 1111 1111 |
| 88h ⁽⁵⁾ | TRISD | PORTD Da | ta Direction I | Register | | | | | | 1111 1111 | 1111 1111 |
| 89h ⁽⁵⁾ | TRISE | IBF | OBF | IBOV | PSPMODE | — | PORTE Dat | ta Direction I | Bits | 0000 -111 | 0000 -111 |
| 8Ah ^(1,2) | PCLATH | — | — | — | Write Buffer | for the uppe | r 5 bits of the | e Program C | ounter | 0 0000 | 0 0000 |
| 8Bh ⁽¹⁾ | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 000x | 0000 000u |
| 8Ch | PIE1 | PSPIE ⁽⁶⁾ | (4) | RCIE | TXIE | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 0000 | 0000 0000 |
| 8Dh | PIE2 | — | — | — | _ | — | — | — | CCP2IE | 0 | 0 |
| 8Eh | PCON | — | — | — | _ | — | — | POR | BOR | dd | uu |
| 8Fh | _ | Unimpleme | nted | | | | • | • | | _ | _ |
| 90h | - | Unimpleme | nted | | | | | | | — | — |
| 91h | - | Unimpleme | nted | | | | | | | — | — |
| 92h | PR2 | Timer2 Peri | od Register | | | | | | | 1111 1111 | 1111 1111 |
| 93h | SSPADD | Synchronou | us Serial Por | t (I ² C mode) | Address Reg | gister | | | | 0000 0000 | 0000 0000 |
| 94h | SSPSTAT | SMP | CKE | D/A | Р | S | R/W | UA | BF | 0000 0000 | 0000 0000 |
| 95h | — | Unimpleme | nted | | | | | | | — | _ |
| 96h | - | Unimpleme | nted | | | | | | | — | — |
| 97h | - | Unimpleme | nted | | | | | | | — | — |
| 98h | TXSTA | CSRC | TX9 | TXEN | SYNC | — | BRGH | TRMT | TX9D | 0000 -010 | 0000 -010 |
| 99h | SPBRG | Baud Rate | Generator R | egister | | | | | | 0000 0000 | 0000 0000 |
| 9Ah | - | Unimpleme | nted | | | | | | | — | — |
| 9Bh | — | Unimpleme | nted | | | | | | | - | - |
| 9Ch | - | Unimpleme | Unimplemented | | | | | | | — | _ |
| 9Dh | - | Unimpleme | nted | | | | | | | — | — |
| 9Eh | — | Unimpleme | nted | | | | | | | - | — |
| 9Fh | - | Unimpleme | nted | | | | | | | - | — |

TABLE 4-6: SPECIAL FUNCTION REGISTERS FOR THE PIC16C66/67 (Cont.'d)

Legend: x = unknown, u = unchanged, q = value depends on condition, - = unimplemented location read as '0'. Shaded locations are unimplemented, read as '0'.

Note 1: These registers can be addressed from any bank.

2: The upper byte of the Program Counter (PC) is not directly accessible. PCLATH is a holding register for the PC whose contents are transferred to the upper byte of the program counter. (PC<12:8>)

3: Other (non power-up) resets include external reset through MCLR and the Watchdog Timer reset.

4: PIE1<6> and PIR1<6> are reserved on the PIC16C66/67, always maintain these bits clear.

5: PORTD, PORTE, TRISD, and TRISE are not implemented on the PIC16C66, read as '0'.

6: PSPIF (PIR1<7>) and PSPIE (PIE1<7>) are reserved on the PIC16C66, maintain these bits clear.

5.4 PORTD and TRISD Register

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTD is an 8-bit port with Schmitt Trigger input buffers. Each pin is individually configurable as input or output.

PORTD can be configured as an 8-bit wide microprocessor port (parallel slave port) by setting control bit PSPMODE (TRISE<4>). In this mode, the input buffers are TTL.

FIGURE 5-7: PORTD BLOCK DIAGRAM (IN I/O PORT MODE)



| Name | Bit# | Buffer Type | Function |
|----------|------|-----------------------|---|
| RD0/PSP0 | bit0 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit0 |
| RD1/PSP1 | bit1 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit1 |
| RD2/PSP2 | bit2 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit2 |
| RD3/PSP3 | bit3 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit3 |
| RD4/PSP4 | bit4 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit4 |
| RD5/PSP5 | bit5 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit5 |
| RD6/PSP6 | bit6 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit6 |
| RD7/PSP7 | bit7 | ST/TTL ⁽¹⁾ | Input/output port pin or parallel slave port bit7 |

TABLE 5-9: PORTD FUNCTIONS

Legend: ST = Schmitt Trigger input, TTL = TTL input Note 1: Buffer is a Schmitt Trigger when in I/O mode, and a TTL buffer when in Parallel Slave Port mode.

TABLE 5-10: SUMMARY OF REGISTERS ASSOCIATED WITH PORTD

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Value on: POR, BOR | Value on all other resets |
|---------|-------|-------------------------------|-------|-------|---------|-------|----------|--------------|--------|--------------------------|---------------------------|
| 08h | PORTD | RD7 | RD6 | RD5 | RD4 | RD3 | RD2 | RD1 | RD0 | xxxx xxxx | uuuu uuuu |
| 88h | TRISD | PORTD Data Direction Register | | | | | | | | 1111 1111 | 1111 1111 |
| 89h | TRISE | IBF | OBF | IBOV | PSPMODE | _ | PORTE Da | ata Directio | n Bits | 0000 -111 | 0000 -111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by PORTD.

TABLE 9-1: REGISTERS ASSOCIATED WITH TIMER2 AS A TIMER/COUNTER

| Address | Name | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 | Valu PC BC | e on:)R,)R | Valu all o res | e on ther ets |
|----------------------|--------|----------------------|--------------------------|---------------------|---------------------|---------|--------|---------|---------|------------------|--------------------|----------------------|---------------------|
| 0Bh,8Bh 10Bh,18Bh | INTCON | GIE | PEIE | TOIE | INTE | RBIE | TOIF | INTF | RBIF | 0000 | 000x | 0000 | 000u |
| 0Ch | PIR1 | PSPIF ⁽²⁾ | (3) | RCIF ⁽¹⁾ | TXIF ⁽¹⁾ | SSPIF | CCP1IF | TMR2IF | TMR1IF | 0000 | 0000 | 0000 | 0000 |
| 8Ch | PIE1 | PSPIE ⁽²⁾ | (3) | RCIE ⁽¹⁾ | TXIE ⁽¹⁾ | SSPIE | CCP1IE | TMR2IE | TMR1IE | 0000 | 0000 | 0000 | 0000 |
| 11h | TMR2 | Timer2 m | Timer2 module's register | | | | | | | 0000 | 0000 | 0000 | 0000 |
| 12h | T2CON | | TOUTPS3 | TOUTPS2 | TOUTPS1 | TOUTPS0 | TMR2ON | T2CKPS1 | T2CKPS0 | -000 | 0000 | -000 | 0000 |
| 92h | PR2 | Timer2 P | eriod regist | er | | | | | | 1111 | 1111 | 1111 | 1111 |

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used by Timer2.

Note 1: The USART is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: PIR1<6> and PIE1<6> are reserved, always maintain these bits clear.

11.3.1 SSP MODULE IN SPI MODE FOR PIC16C66/67

The SPI mode allows 8-bits of data to be synchronously transmitted and received simultaneously. To accomplish communication, typically three pins are used:

- Serial Data Out (SDO) RC5/SDO
- Serial Data In (SDI) RC4/SDI/SDA
- Serial Clock (SCK) RC3/SCK/SCL

Additionally a fourth pin may be used when in a slave mode of operation:

Slave Select (SS) RA5/SS

When initializing the SPI, several options need to be specified. This is done by programming the appropriate control bits in the SSPCON register (SSPCON<5:0>) and SSPSTAT<7:6>. These control bits allow the following to be specified:

- · Master Mode (SCK is the clock output)
- Slave Mode (SCK is the clock input)
- Clock Polarity (Idle state of SCK)
- Clock edge (output data on rising/falling edge of SCK)
- · Clock Rate (Master mode only)
- · Slave Select Mode (Slave mode only)

The SSP consists of a transmit/receive Shift Register (SSPSR) and a buffer register (SSPBUF). The SSPSR shifts the data in and out of the device. MSb first. The SSPBUF holds the data that was written to the SSPSR until the received data is ready. Once the 8-bits of data have been received, that byte is moved to the SSPBUF register. Then the buffer full detect bit BF (SSPSTAT<0>) and interrupt flag bit SSPIF (PIR1<3>) are set. This double buffering of the received data (SSPBUF) allows the next byte to start reception before reading the data that was just received. Any write to the SSPBUF register during transmission/reception of data will be ignored, and the write collision detect bit WCOL (SSPCON<7>) will be set. User software must clear the WCOL bit so that it can be determined if the following write(s) to the SSPBUF register completed successfully. When the application software is expecting to receive valid data, the SSPBUF should be read before the next byte of data to transfer is written to the SSPBUF. Buffer full bit BF (SSPSTAT<0>) indicates when SSPBUF has been loaded with the received data (transmission is complete). When the SSPBUF is read, bit BF is cleared. This data may be irrelevant if the SPI is only a transmitter. Generally the SSP Interrupt is used to determine when the transmission/reception has completed. The SSPBUF must be read and/or written. If the interrupt method is not going to be used, then software polling can be done to ensure that a write collision does not occur. Example 11-2 shows the loading of the SSPBUF (SSPSR) for data transmission. The shaded instruction is only required if the received data is meaningful.

EXAMPLE 11-2: LOADING THE SSPBUF (SSPSR) REGISTER (PIC16C66/67)

| LOOP | BCF BSF BTFSS | STATUS, STATUS, SSPSTAT, | RP1 RP0 , BF | ;Specify Bank 1 ; ;Has data been ;received ;(transmit ;complete)? |
|------|---------------------|--------------------------------|--------------------|--|
| | 9010 | HOOF | | ,110 |
| | BCF | STATUS, | RP0 | ;Specify Bank 0 |
| | MOVF | SSPBUF, | W | ;W reg = contents ; of SSPBUF |
| | MOVWF | RXDATA | | ;Save in user RAM |
| | MOVF | TXDATA, | W | ;W reg = contents ; of TXDATA |
| | MOVWF | SSPBUF | | ;New data to xmit |

The block diagram of the SSP module, when in SPI mode (Figure 11-9), shows that the SSPSR is not directly readable or writable, and can only be accessed from addressing the SSPBUF register. Additionally, the SSP status register (SSPSTAT) indicates the various status conditions.

FIGURE 11-9: SSP BLOCK DIAGRAM (SPI MODE)(PIC16C66/67)



13.6 Context Saving During Interrupts

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

During an interrupt, only the return PC value is saved on the stack. Typically, users may wish to save key registers during an interrupt i.e., W register and STATUS register. This will have to be implemented in software.

Example 13-1 stores and restores the STATUS and W registers. Example 13-2 stores and restores the STATUS, W, and PCLATH registers (Devices with paged program memory). For all PIC16C6X devices with greater than 1K of program memory (all devices except PIC16C61), the register, W_TEMP, must be

defined in banks and must be defined at the same offset from the bank base address (i.e., if W_TEMP is defined at 0x20 in bank 0, it must also be defined at 0xA0 in bank 1, 0x120 in bank 2, and 0x1A0 in bank 3).

The examples:

- a) Stores the W register
- b) Stores the STATUS register in bank 0
- c) Stores PCLATH
- d) Executes ISR code
- e) Restores PCLATH
- f) Restores STATUS register (and bank select bit)
- g) Restores W register

EXAMPLE 13-1: SAVING STATUS AND W REGISTERS IN RAM (PIC16C61)

| MOVWF | W_TEMP | ;Copy W to TEMP register, could be bank one or zero |
|--------|---------------|---|
| SWAPF | STATUS,W | ;Swap status to be saved into W |
| MOVWF | STATUS_TEMP | ;Save status to bank zero STATUS_TEMP register |
| : | | |
| :(ISR) | | |
| : | | |
| SWAPF | STATUS_TEMP,W | ;Swap STATUS_TEMP register into W |
| | | ;(sets bank to original state) |
| MOVWF | STATUS | ;Move W into STATUS register |
| SWAPF | W_TEMP,F | ;Swap W_TEMP |
| SWAPF | W_TEMP,W | ;Swap W_TEMP into W |

EXAMPLE 13-2: SAVING STATUS, W, AND PCLATH REGISTERS IN RAM (ALL OTHER PIC16C6X DEVICES)

| MOVWF | W_TEMP | ;Copy W to TEMP register, could be bank one or zero |
|--------|----------------|--|
| SWAPF | STATUS,W | ;Swap status to be saved into W |
| CLRF | STATUS | ; bank 0, regardless of current bank, Clears IRP, RP1, RP0 |
| MOVWF | STATUS_TEMP | ;Save status to bank zero STATUS_TEMP register |
| MOVF | PCLATH, W | ;Only required if using pages 1, 2 and/or 3 |
| MOVWF | PCLATH_TEMP | ;Save PCLATH into W |
| CLRF | PCLATH | ;Page zero, regardless of current page |
| BCF | STATUS, IRP | ;Return to Bank 0 |
| MOVF | FSR, W | ;Copy FSR to W |
| MOVWF | FSR_TEMP | ;Copy FSR from W to FSR_TEMP |
| :(ISR) | | |
| : | | |
| MOVF | PCLATH_TEMP, W | ;Restore PCLATH |
| MOVWF | PCLATH | ;Move W into PCLATH |
| SWAPF | STATUS_TEMP,W | ;Swap STATUS_TEMP register into W |
| | | ;(sets bank to original state) |
| MOVWF | STATUS | ;Move W into STATUS register |
| SWAPF | W_TEMP,F | ;Swap W_TEMP |
| SWAPF | W_TEMP,W | ;Swap W_TEMP into W |

13.8 Power-down Mode (SLEEP)

Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Power-down mode is entered by executing a SLEEP instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, status bit \overline{PD} (STATUS<3>) is cleared, status bit \overline{TO} (STATUS<4>) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the SLEEP instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either VDD, or VSS, ensure no external circuitry is drawing current from the I/O pin, and disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The TOCKI input should also be at VDD or VSS for lowest current consumption. The contribution from on-chip pull-ups on PORTB should be considered.

The $\overline{\text{MCLR}}/\text{VPP}$ pin must be at a logic high level (VIHMC).

13.8.1 WAKE-UP FROM SLEEP

The device can wake from SLEEP through one of the following events:

- 1. External reset input on MCLR/VPP pin.
- 2. Watchdog Timer Wake-up (if WDT was enabled).
- 3. Interrupt from RB0/INT pin, RB port change, or some peripheral interrupts.

External $\overline{\text{MCLR}}$ Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The $\overline{\text{TO}}$ and $\overline{\text{PD}}$ bits in the STATUS register can be used to determine the cause of device reset. The $\overline{\text{PD}}$ bit, which is set on power-up is cleared when SLEEP is invoked. The $\overline{\text{TO}}$ bit is cleared if WDT time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from SLEEP:

- 1. TMR1 interrupt. Timer1 must be operating as an asynchronous counter.
- 2. SSP (Start/Stop) bit detect interrupt.
- 3. SSP transmit or receive in slave mode (SPI/I²C).
- 4. CCP capture mode interrupt.
- 5. Parallel Slave Port read or write.
- 6. USART TX or RX (synchronous slave mode).

Other peripherals can not generate interrupts since during SLEEP, no on-chip Q clocks are present.

When the SLEEP instruction is being executed, the next instruction (PC + 1) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the GIE bit. If the GIE bit is clear (disabled), the device continues execution at the instruction after the SLEEP instruction. If the GIE bit is set (enabled), the device executes the instruction after the SLEEP instruction after the subset of the new provide the instruction after the subset (on address (0004h). In cases where the execution of the instruction following SLEEP is not desirable, the user should have a NOP after the SLEEP instruction.

13.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (GIE cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs before the execution of a SLEEP instruction, the SLEEP instruction will complete as a NOP. Therefore, the WDT and WDT postscaler will not be cleared, the TO bit will not be set and PD bits will not be cleared.
- If the interrupt occurs during or after the execution of a SLEEP instruction, the device will immediately wake up from sleep. The SLEEP instruction will be completely executed before the wake-up. Therefore, the WDT and WDT postscaler will be cleared, the TO bit will be set and the PD bit will be cleared.

Even if the flag bits were checked before executing a SLEEP instruction, it may be possible for flag bits to become set before the SLEEP instruction completes. To determine whether a SLEEP instruction executed, test the $\overline{\text{PD}}$ bit. If the $\overline{\text{PD}}$ bit is set, the SLEEP instruction was executed as a NOP.

To ensure that the WDT is cleared, a CLRWDT instruction should be executed before a SLEEP instruction.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

17.0 ELECTRICAL CHARACTERISTICS FOR PIC16C62/64

Absolute Maximum Ratings †

| Ambient temperature under bias | 55°C to +85°C |
|--|----------------------|
| Storage temperature | 65°C to +150°C |
| Voltage on any pin with respect to Vss (except VDD, MCLR, and RA4) | 0.3V to (VDD + 0.3V) |
| Voltage on VDD with respect to Vss | 0.3V to +7.5V |
| Voltage on MCLR with respect to Vss (Note 2) | 0V to +14V |
| Voltage on RA4 with respect to Vss | 0V to +14V |
| Total power dissipation (Note 1) | 1.0W |
| Maximum current out of Vss pin | |
| Maximum current into VDD pin | 250 mA |
| Input clamp current, Iik (VI < 0 or VI > VDD) | ±20 mA |
| Output clamp current, loк (Vo < 0 or Vo > VDD) | ±20 mA |
| Maximum output current sunk by any I/O pin | 25 mA |
| Maximum output current sourced by any I/O pin | 25 mA |
| Maximum current sunk by PORTA, PORTB, and PORTE* (combined) | |
| Maximum current sourced by PORTA, PORTB, and PORTE* (combined) | |
| Maximum current sunk by PORTC and PORTD* (combined) | |
| Maximum current sourced by PORTC and PORTD* (combined) | 200 mA |
| * PORTD and PORTE not available on the PIC16C62. | |

Note 1: Power dissipation is calculated as follows: Pdis = VDD x { $IDD - \sum IOH$ } + $\sum {(VDD-VOH) x IOH} + \sum (VOI x IOL)$

Note 2: Voltage spikes below Vss at the MCLR pin, inducing currents greater than 80 mA, may cause latch-up. Thus, a series resistor of 50-100Ω should be used when applying a "low" level to the MCLR pin rather than pulling this pin directly to Vss.

† NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 17-1: CROSS REFERENCE OF DEVICE SPECS FOR OSCILLATOR CONFIGURATIONS AND FREQUENCIES OF OPERATION (COMMERCIAL DEVICES)

| osc | PIC16C62-04 PIC16C64-04 | PIC16C62-10 PIC16C64-10 | PIC16C62-20 PIC16C64-20 | PIC16LC62-04 PIC16LC64-04 | JW Devices |
|-----|--|---|---|--|--|
| RC | VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V | VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V | VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V | VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3V | VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V |
| ХТ | Freq:4 MHz max. VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V Freq:4 MHz max. | Freq:4 MHz max. VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq:4 MHz max. | Freq:4 MHz max. VDD: 4.5V to 5.5V IDD: 2.0 mA typ. at 5.5V IPD: 1.5 μA typ. at 4V Freq:4 MHz max. | Freq: 4 MHz max. VDD: 3.0V to 6.0V IDD: 3.8 mA max. at 3.0V IPD: 13.5 μA max. at 3.0V Freq: 4 MHz max. | Freq:4 MHz max. VDD: 4.0V to 6.0V IDD: 3.8 mA max. at 5.5V IPD: 21 μA max. at 4V Freq:4 MHz max. |
| HS | VDD: 4.5V to 5.5V IDD: 13.5 mA typ. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq:4 MHz max. | VDD: 4.5V to 5.5V IDD: 15 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 10 MHz max. | VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max. | Not recommended for use in HS mode | VDD: 4.5V to 5.5V IDD: 30 mA max. at 5.5V IPD: 1.5 μA typ. at 4.5V Freq: 20 MHz max. |
| LP | VDD: 4.0V to 6.0V IDD: 52.5 μA typ. at 32 kHz, 4.0V IPD: 0.9 μA typ. at 4.0V Freq:200 kHz max. | Not recommended for use in LP mode | Not recommended for use in LP mode | VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD: 13.5 μA max. at 3.0V Freq:200 kHz max. | VDD: 3.0V to 6.0V IDD: 48 μA max. at 32 kHz, 3.0V IPD:13.5 μA max. at 3.0V Freq:200 kHz max. |

The shaded sections indicate oscillator selections which are tested for functionality, but not for MIN/MAX specifications. It is recommended that the user select the device type that ensures the specifications required.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

FIGURE 17-10: I²C BUS DATA TIMING



TABLE 17-10: I²C BUS DATA REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Max | Units | Conditions |
|------------------|---------|------------------------|--------------|------------|------|-------|--|
| 100 | Тнідн | Clock high time | 100 kHz mode | 4.0 | — | μs | Device must operate at a mini- mum of 1.5 MHz |
| | | | 400 kHz mode | 0.6 | — | μs | Device must operate at a mini- mum of 10 MHz |
| | | | SSP Module | 1.5Tcy | - | | |
| 101 | TLOW | Clock low time | 100 kHz mode | 4.7 | - | μs | Device must operate at a mini- mum of 1.5 MHz |
| | | | 400 kHz mode | 1.3 | _ | μs | Device must operate at a mini- mum of 10 MHz |
| | | | SSP Module | 1.5Tcy | - | | |
| 102 | TR | SDA and SCL rise | 100 kHz mode | _ | 1000 | ns | |
| | | time | 400 kHz mode | 20 + 0.1Cb | 300 | ns | Cb is specified to be from 10 to 400 pF |
| 103 | TF | SDA and SCL fall time | 100 kHz mode | _ | 300 | ns | |
| | | | 400 kHz mode | 20 + 0.1Cb | 300 | ns | Cb is specified to be from 10 to 400 pF |
| 90 | TSU:STA | START condition | 100 kHz mode | 4.7 | _ | μS | Only relevant for repeated |
| | | setup time | 400 kHz mode | 0.6 | _ | μs | START condition |
| 91 | THD:STA | START condition hold | 100 kHz mode | 4.0 | - | μS | After this period the first clock |
| | | time | 400 kHz mode | 0.6 | — | μs | pulse is generated |
| 106 | THD:DAT | Data input hold time | 100 kHz mode | 0 | — | ns | |
| | | | 400 kHz mode | 0 | 0.9 | μs | |
| 107 | TSU:DAT | Data input setup time | 100 kHz mode | 250 | _ | ns | Note 2 |
| | | | 400 kHz mode | 100 | — | ns | |
| 92 | Tsu:sto | STOP condition setup | 100 kHz mode | 4.7 | _ | μs | |
| | | time | 400 kHz mode | 0.6 | _ | μs | |
| 109 | ΤΑΑ | Output valid from | 100 kHz mode | — | 3500 | ns | Note 1 |
| | | clock | 400 kHz mode | — | — | ns | |
| 110 | TBUF | Bus free time | 100 kHz mode | 4.7 | _ | μS | Time the bus must be free |
| | | | 400 kHz mode | 1.3 | _ | μs | start |
| | Cb | Bus capacitive loading | | — | 400 | pF | |

Note 1: As a transmitter, the device must provide this internal minimum delay time to bridge the undefined region (min. 300 ns) of the falling edge of SCL to avoid unintended generation of START or STOP conditions.

2: A fast-mode (400 kHz) I²C-bus device can be used in a standard-mode (100 kHz) I²C-bus system, but the requirement tsu;DAT ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line TR max. + tsu;DAT = 1000 + 250 = 1250 ns (according to the standard-mode I²C bus specification) before the SCL line is released.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

FIGURE 18-10: I²C BUS START/STOP BITS TIMING



TABLE 18-9: I²C BUS START/STOP BITS REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Тур | Max | Units | Conditions | |
|------------------|---------|-----------------|--------------|------|-----|-----|-------|-----------------------------------|--|
| | | | 1 | | | | | | |
| 90* | TSU:STA | START condition | 100 kHz mode | 4700 | — | — | ne | Only relevant for repeated START | |
| | | Setup time | 400 kHz mode | 600 | — | — | 115 | condition | |
| 91* | THD:STA | START condition | 100 kHz mode | 4000 | — | — | ne | After this period the first clock | |
| | | Hold time | 400 kHz mode | 600 | _ | _ | 115 | pulse is generated | |
| 92* | TSU:STO | STOP condition | 100 kHz mode | 4700 | — | — | ne | | |
| | | Setup time | 400 kHz mode | 600 | - | - | 113 | | |
| 93* | THD:STO | STOP condition | 100 kHz mode | 4000 | — | — | ne | | |
| | | Hold time | 400 kHz mode | 600 | — | — | 113 | | |

*These parameters are characterized but not tested.

19.5 <u>Timing Diagrams and Specifications</u>

FIGURE 19-2: EXTERNAL CLOCK TIMING



TABLE 19-2: EXTERNAL CLOCK TIMING REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Тур† | Max | Units | Conditions |
|------------------|-------|----------------------------------|-----|------|--------|-------|--------------------|
| | Fosc | External CLKIN Frequency | DC | — | 4 | MHz | XT and RC osc mode |
| | | (Note 1) | DC | _ | 4 | MHz | HS osc mode (-04) |
| | | | DC | _ | 10 | MHz | HS osc mode (-10) |
| | | | DC | _ | 20 | MHz | HS osc mode (-20) |
| | | | DC | — | 200 | kHz | LP osc mode |
| | | Oscillator Frequency | DC | — | 4 | MHz | RC osc mode |
| | | (Note 1) | 0.1 | — | 4 | MHz | XT osc mode |
| | | | 4 | — | 20 | MHz | HS osc mode |
| | | | 5 | — | 200 | kHz | LP osc mode |
| 1 | Tosc | External CLKIN Period | 250 | — | - | ns | XT and RC osc mode |
| | | (Note 1) | 250 | — | - | ns | HS osc mode (-04) |
| | | | 100 | — | - | ns | HS osc mode (-10) |
| | | | 50 | — | - | ns | HS osc mode (-20) |
| | | | 5 | — | — | μS | LP osc mode |
| | | Oscillator Period | 250 | — | - | ns | RC osc mode |
| | | (Note 1) | 250 | — | 10,000 | ns | XT osc mode |
| | | | 250 | — | 250 | ns | HS osc mode (-04) |
| | | | 100 | — | 250 | ns | HS osc mode (-10) |
| | | | 50 | — | 250 | ns | HS osc mode (-20) |
| | | | 5 | — | — | μS | LP osc mode |
| 2 | Тсү | Instruction Cycle Time (Note 1) | 200 | TCY | DC | ns | Tcy = 4/Fosc |
| 3 | TosL, | External Clock in (OSC1) High or | 50 | — | - | ns | XT oscillator |
| | TosH | Low Time | 2.5 | — | - | μs | LP oscillator |
| | | | 15 | — | - | ns | HS oscillator |
| 4 | TosR, | External Clock in (OSC1) Rise or | _ | — | 25 | ns | XT oscillator |
| | TosF | Fall Time | — | — | 50 | ns | LP oscillator |
| | | | | — | 15 | ns | HS oscillator |

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

22.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

| 1. TppS2p | pS | 3. Tcc:s⊤ | (I ² C specifications only) |
|-----------------------|---|----------------|--|
| 2. TppS | | 4. Ts | (I ² C specifications only) |
| Т | | | |
| F | Frequency | Т | Time |
| Lowerca | ase letters (pp) and their meanings: | | |
| рр | | | |
| сс | CCP1 | osc | OSC1 |
| ck | CLKOUT | rd | RD |
| CS | CS | rw | RD or WR |
| di | SDI | SC | SCK |
| do | SDO | SS | SS |
| dt | Data in | tO | TOCKI |
| io | I/O port | t1 | T1CKI |
| mc | MCLR | wr | WR |
| Upperca | ase letters and their meanings: | | |
| S | | | |
| F | Fall | P | Period |
| Н | High | R | Rise |
| I | Invalid (Hi-impedance) | V | Valid |
| L | Low | Z | Hi-impedance |
| I ² C only | | | |
| AA | output access | High | High |
| BUF | Bus free | Low | Low |
| TCC:ST | (I ² C specifications only) | | |
| CC | | | |
| HD | Hold | SU | Setup |
| ST | | | |
| DAT | DATA input hold | STO | STOP condition |
| STA | START condition | | |
| FIGURE 2 | 2-1: LOAD CONDITIONS FOR DEVICE | TIMING SP | ECIFICATIONS |
| | Load condition 1 | | Load condition 2 |
| | | | |
| | VDD/2 | | |
| | Ĭ | \rightarrow | |
| | \ge RL | Pi | |
| | < | | |
| | ► • • • • • • • • • • • • • • • • • • • | | Vss |
| | | | |
| | '''' 🖌 RL | = 464 Ω | |
| | VSS CL | = 50 pF fo | or all pins except OSC2/CLKOUT |
| Note 1: | PORTD and PORTE are not imple- | b | ut including D and E outputs as ports |
| | mented on the PIC16C66. | 15 pF fo | or OSC2 output |
| 1 | | | |
| | | | |
| | | | |

FIGURE 22-15: USART SYNCHRONOUS TRANSMISSION (MASTER/SLAVE) TIMING



TABLE 22-11: USART SYNCHRONOUS TRANSMISSION REQUIREMENTS

| Parameter No. | Sym | Characteristic | | Min | Тур† | Max | Units | Conditions |
|------------------|----------|-----------------------------------|----------------------|-----|------|-----|-------|------------|
| 120* | TckH2dtV | SYNC XMIT (MASTER & SLAVE) | PIC16 C 66/67 | - | _ | 80 | ns | |
| | | Clock high to data out valid | PIC16LC66/67 | - | _ | 100 | ns | |
| 121* | Tckrf | Clock out rise time and fall time | PIC16 C 66/67 | - | | 45 | ns | |
| | | (Master Mode) | PIC16LC66/67 | - | _ | 50 | ns | |
| 122* | Tdtrf | Data out rise time and fall time | PIC16 C 66/67 | Ι | — | 45 | ns | |
| | | | PIC16LC66/67 | _ | | 50 | ns | |

* These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

FIGURE 22-16: USART SYNCHRONOUS RECEIVE (MASTER/SLAVE) TIMING



TABLE 22-12: USART SYNCHRONOUS RECEIVE REQUIREMENTS

| Parameter No. | Sym | Characteristic | Min | Typ† | Max | Units | Conditions |
|------------------|----------|--|-----|------|-----|-------|------------|
| 125* | TdtV2ckL | SYNC RCV (MASTER & SLAVE) Data setup before CK \downarrow (DT setup time) | 15 | _ | _ | ns | |
| 126* | TckL2dtl | Data hold after CK \downarrow (DT hold time) | 15 | _ | — | ns | |

These parameters are characterized but not tested.

†: Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

F.7 PIC16C7XX Family of Devces

| | | PIC16C710 | PIC16C71 | PIC16C711 | PIC16C715 | PIC16C72 | PIC16CR72 ⁽¹⁾ |
|-------------|---|-------------------------------------|---------------------|-------------------------------------|-------------------------------------|----------------------------|----------------------------|
| Clock | Maximum Frequency of Operation (MHz) | 20 | 20 | 20 | 20 | 20 | 20 |
| | EPROM Program Memory (x14 words) | 512 | 1K | 1K | 2К | 2К | — |
| Memory | ROM Program Memory (14K words) | _ | _ | _ | _ | _ | 2К |
| | Data Memory (bytes) | 36 | 36 | 68 | 128 | 128 | 128 |
| | Timer Module(s) | TMR0 | TMR0 | TMR0 | TMR0 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
| Peripherals | Capture/Compare/ PWM Module(s) | _ | — | _ | _ | 1 | 1 |
| | Serial Port(s) (SPI/I ² C, USART) | _ | _ | _ | _ | SPI/I ² C | SPI/I ² C |
| | Parallel Slave Port | _ | _ | _ | _ | _ | — |
| | A/D Converter (8-bit) Channels | 4 | 4 | 4 | 4 | 5 | 5 |
| | Interrupt Sources | 4 | 4 | 4 | 4 | 8 | 8 |
| | I/O Pins | 13 | 13 | 13 | 13 | 22 | 22 |
| | Voltage Range (Volts) | 3.0-6.0 | 3.0-6.0 | 3.0-6.0 | 3.0-5.5 | 2.5-6.0 | 3.0-5.5 |
| Features | In-Circuit Serial Programming | Yes | Yes | Yes | Yes | Yes | Yes |
| Features | Brown-out Reset | Yes | — | Yes | Yes | Yes | Yes |
| | Packages | 18-pin DIP, SOIC; 20-pin SSOP | 18-pin DIP, SOIC | 18-pin DIP, SOIC; 20-pin SSOP | 18-pin DIP, SOIC; 20-pin SSOP | 28-pin SDIP, SOIC, SSOP | 28-pin SDIP, SOIC, SSOP |

| | | PIC16C73A | PIC16C74A | PIC16C76 | PIC16C77 |
|-------------|---|-----------------------------|---|-----------------------------|---|
| Clock | Maximum Frequency of Oper- ation (MHz) | 20 | 20 | 20 | 20 |
| Memory | EPROM Program Memory (x14 words) | 4K | 4K | 8K | 8K |
| | Data Memory (bytes) | 192 | 192 | 368 | 368 |
| | Timer Module(s) | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 | TMR0, TMR1, TMR2 |
| Peripherals | Capture/Compare/PWM Mod- ule(s) | 2 | 2 | 2 | 2 |
| | Serial Port(s) (SPI/I ² C, USART) | SPI/I ² C, USART | SPI/I ² C, USART | SPI/I ² C, USART | SPI/I ² C, USART |
| | Parallel Slave Port | — | Yes | — | Yes |
| | A/D Converter (8-bit) Channels | 5 | 8 | 5 | 8 |
| | Interrupt Sources | 11 | 12 | 11 | 12 |
| | I/O Pins | 22 | 33 | 22 | 33 |
| | Voltage Range (Volts) | 2.5-6.0 | 2.5-6.0 | 2.5-6.0 | 2.5-6.0 |
| Features | In-Circuit Serial Programming | Yes | Yes | Yes | Yes |
| reatures | Brown-out Reset | Yes | Yes | Yes | Yes |
| | Packages | 28-pin SDIP, SOIC | 40-pin DIP; 44-pin PLCC, MQFP, TQFP | 28-pin SDIP, SOIC | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.