

Welcome to E-XFL.COM

#### What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	ОТР
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-QFP
Supplier Device Package	44-MQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc65a-04i-pq

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 3.0 ARCHITECTURAL OVERVIEW

The high performance of the PIC16CXX family can be attributed to a number of architectural features commonly found in RISC microprocessors. To begin with, the PIC16CXX uses a Harvard architecture, in which, program and data are accessed from separate memories using separate buses. This improves bandwidth over traditional von Neumann architecture where program and data may be fetched from the same memory using the same bus. Separating program and data busses further allows instructions to be sized differently than 8-bit wide data words. Instruction opcodes are 14-bits wide making it possible to have all single word instructions. A 14-bit wide program memory access bus fetches a 14-bit instruction in a single cycle. A twostage pipeline overlaps fetch and execution of instructions (Example 3-1). Consequently, all instructions execute in a single cycle (200 ns @ 20 MHz) except for program branches.

The PIC16C61 addresses 1K x 14 of program memory. The PIC16C62/62A/R62/64/64A/R64 address 2K x 14 of program memory, and the PIC16C63/R63/65/65A/R65 devices address 4K x 14 of program memory. The PIC16C66/67 address 8K x 14 program memory. All program memory is internal.

The PIC16CXX can directly or indirectly address its register files or data memory. All special function registers including the program counter are mapped in the data memory. The PIC16CXX has an orthogonal (symmetrical) instruction set that makes it possible to carry out any operation on any register using any addressing mode. This symmetrical nature and lack of "special optimal situations" makes programming with the PIC16CXX simple yet efficient, thus significantly reducing the learning curve. The PIC16CXX device contains an 8-bit ALU and working register (W). The ALU is a general purpose arithmetic unit. It performs arithmetic and Boolean functions between data in the working register and any register file.

The ALU is 8-bits wide and capable of addition, subtraction, shift, and logical operations. Unless otherwise mentioned, arithmetic operations are two's complement in nature. In two-operand instructions, typically one operand is the working register (W register), the other operand is a file register or an immediate constant. In single operand instructions, the operand is either the W register or a file register.

The W register is an 8-bit working register used for ALU operations. It is not an addressable register.

Depending upon the instruction executed, the ALU may affect the values of the Carry (C), Digit Carry (DC), and Zero (Z) bits in the STATUS register. Bits C and DC operate as a borrow and digit borrow out bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

#### 4.2.2.1 STATUS REGISTER

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The STATUS register, shown in Figure 4-9, contains the arithmetic status of the ALU, the RESET status and the bank select bits for data memory.

The STATUS register can be the destination for any instruction, as with any other register. If the STATUS register is the destination for an instruction that affects the Z, DC or C bits, then the write to these three bits is disabled. These bits are set or cleared according to the device logic. Furthermore, the TO and PD bits are not writable. Therefore, the result of an instruction with the STATUS register as destination may be different than intended.

For example, CLRF STATUS will clear the upper-three bits and set the Z bit. This leaves the STATUS register as 000u uluu (where u = unchanged).

It is recommended, therefore, that only BCF, BSF, SWAPF and MOVWF instructions are used to alter the STATUS register because these instructions do not affect the Z, C or DC bits from the STATUS register. For other instructions, not affecting any status bits, see the "Instruction Set Summary."

- Note 1: For those devices that do not use bits IRP and RP1 (STATUS<7:6>), maintain these bits clear to ensure upward compatibility with future products.
- Note 2: The <u>C</u> and <u>DC</u> bits operate as a borrow and digit borrow bit, respectively, in subtraction. See the SUBLW and SUBWF instructions for examples.

R/W-0	R/W-0	R/W-0	R-1	R-1	R/W-x	R/W-x	R/W-x		
IRP	RP1	RP0	TO	PD	Z	DC	С	R = Readable bit	
bit7							bit0	<ul> <li>n = Value at POR reset</li> <li>x = unknown</li> </ul>	
bit 7:	IRP: Regls 1 = Bank 2 0 = Bank 0	ter Bank Se , 3 (100h - 1 , 1 (00h - Fl	elect bit (us 1FFh) Fh)	ed for indire	ect addressir	ng)			
bit 6-5:	<b>RP1:RP0</b> : 11 = Bank 10 = Bank 01 = Bank 00 = Bank Each bank	Register Ba 3 (180h - 1F 2 (100h - 17 1 (80h - FFI 0 (00h - 7FF is 128 bytes	nk Select I FFh) 7Fh) h) n) s.	bits (used fo	or direct addr	essing)			
bit 4:	<b>TO</b> : Time-o 1 = After po 0 = A WDT	out bit ower-up, CL time-out oc	RWDT instr	uction, or S	LEEP instruc	tion			
bit 3:	<b>PD</b> : Power 1 = After po 0 = By exe	-down bit ower-up or b cution of the	oy the CLR	WDT instruc	tion				
bit 2:	<b>Z</b> : Zero bit 1 = The res 0 = The res	sult of an ar sult of an ar	ithmetic or ithmetic or	logic opera logic opera	tion is zero tion is not ze	ero			
bit 1:	DC: Digit carry/borrow bit (for ADDWF, ADDLW, SUBLW, and SUBWF instructions) (For borrow the polarity is reversed). 1 = A carry-out from the 4th low order bit of the result occurred 0 = No carry-out from the 4th low order bit of the result								
bit 0:	<ul> <li>C: Carry/borrow bit (for ADDWF, ADDLW, SUBLW, and SUBWF instructions)(For borrow the polarity is reversed).</li> <li>1 = A carry-out from the most significant bit of the result occurred</li> <li>0 = No carry-out from the most significant bit of the result</li> <li>Note: a subtraction is executed by adding the two's complement of the second operand.</li> <li>For rotate (RRF, RLF) instructions, this bit is loaded with either the high or low order bit of the source register.</li> </ul>								

#### FIGURE 4-9: STATUS REGISTER (ADDRESS 03h, 83h, 103h, 183h)

Г

## FIGURE 4-17: PIR1 REGISTER FOR PIC16C63/R63/66 (ADDRESS 0Ch)

R/W-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	RCIF	TXIF	SSPIF	CCP1IF	TMR2IF	TMR1IF	R = Readable bit		
bit7							bit0	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset		
bit 7-6:	Reserved:	Always ma	aintain thes	e bits clear.						
bit 5:	<b>RCIF:</b> USART Receive Interrupt Flag bit 1 = The USART receive buffer is full (cleared by reading RCREG) 0 = The USART receive buffer is empty									
bit 4:	<b>TXIF:</b> USART Transmit Interrupt Flag bit 1 = The USART transmit buffer is empty (cleared by writing to TXREG) 0 = The USART transmit buffer is full									
bit 3:	<b>SSPIF</b> : Syr 1 = The tra 0 = Waiting	nchronous nsmission/i to transmi	Serial Port reception is t/receive	Interrupt Fla complete (	ag bit must be clea	ared in softw	vare)			
bit 2:	2: CCP1IF: CCP1 Interrupt Flag bit Capture Mode 1 = A TMR1 register capture occurred (must be cleared in software) 0 = No TMR1 register capture occurred Compare Mode 1 = A TMR1 register compare match occurred (must be cleared in software) 0 = No TMR1 register compare match occurred PWM Mode									
bit 1:	<b>TMR2IF</b> : T 1 = TMR2 t 0 = No TMI	MR2 to PR to PR2 mat R2 to PR2 I	2 Match Int ch occurred match occu	errupt Flag d (must be o rred	bit cleared in so	ftware)				
bit 0:	<b>TMR1IF</b> : T 1 = TMR1 0 = No TMI	MR1 Overfl register ove R1 register	low Interrup erflow occur overflow oc	ot Flag bit red (must b ccurred	e cleared in	software)				
Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.										

#### 4.2.2.7 PIR2 REGISTER

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

This register contains the CCP2 interrupt flag bit.

Note: Interrupt flag bits get set when an interrupt condition occurs regardless of the state of its corresponding enable bit or the global enable bit, GIE (INTCON<7>). User software should ensure the appropriate interrupt flag bits are clear prior to enabling an interrupt.

### FIGURE 4-21: PIR2 REGISTER (ADDRESS 0Dh)



#### 4.3 PCL and PCLATH

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The program counter (PC) is 13-bits wide. The low byte comes from the PCL register, which is a readable and writable register. The upper bits (PC<12:8>) are not readable, but are indirectly writable through the PCLATH register. On any reset, the upper bits of the PC will be cleared. Figure 4-24 shows the two situations for the loading of the PC. The upper example in the figure shows how the PC is loaded on a write to PCL (PCLATH<4:0>  $\rightarrow$  PCH). The lower example in the figure in shows how the PC is loaded during a CALL or GOTO instruction (PCLATH<4:3>  $\rightarrow$  PCH).

#### FIGURE 4-24: LOADING OF PC IN DIFFERENT SITUATIONS



#### 4.3.1 COMPUTED GOTO

A computed GOTO is accomplished by adding an offset to the program counter (ADDWF PCL). When doing a table read using a computed GOTO method, care should be exercised if the table location crosses a PCL memory boundary (each 256 word block). Refer to the application note "Implementing a Table Read" (AN556).

#### 4.3.2 STACK

The PIC16CXX family has an 8 deep x 13-bit wide hardware stack. The stack space is not part of either program or data space and the stack pointer is not readable or writable. The PC is PUSHed onto the stack when a CALL instruction is executed or an interrupt causes a branch. The stack is POPed in the event of a RETURN, RETLW or a RETFIE instruction execution. PCLATH is not affected by a PUSH or a POP operation.

The stack operates as a circular buffer. This means that after the stack has been PUSHed eight times, the ninth push overwrites the value that was stored from the first push. The tenth push overwrites the second push (and so on).

- Note 1: There are no status bits to indicate stack overflows or stack underflow conditions.
- Note 2: There are no instructions mnemonics called PUSH or POP. These are actions that occur from the execution of the CALL, RETURN, RETLW, and RETFIE instructions, or the vectoring to an interrupt address

#### 4.4 Program Memory Paging

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PIC16C6X devices are capable of addressing a continuous 8K word block of program memory. The CALL and GOTO instructions provide only 11 bits of address to allow branching within any 2K program memory page. When doing a CALL or GOTO instruction the upper two bits of the address are provided by PCLATH<4:3>. When doing a CALL or GOTO instruction, the user must ensure that the page select bits are programmed so that the desired program memory page is addressed. If a return from a CALL instruction (or interrupt) is executed, the entire 13-bit PC is pushed onto the stack. Therefore, manipulation of the PCLATH<4:3> bits are not required for the return instructions (which POPs the address from the stack).

Note: PIC16C6X devices with 4K or less of program memory ignore paging bit PCLATH<4>. The use of PCLATH<4> as a general purpose read/write bit is not recommended since this may affect upward compatibility with future products.

## 6.0 OVERVIEW OF TIMER MODULES

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

All PIC16C6X devices have three timer modules except for the PIC16C61, which has one timer module. Each module can generate an interrupt to indicate that an event has occurred (i.e., timer overflow). Each of these modules are detailed in the following sections. The timer modules are:

- Timer0 module (Section 7.0)
- Timer1 module (Section 8.0)
- Timer2 module (Section 9.0)

#### 6.1 <u>Timer0 Overview</u>

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module is a simple 8-bit overflow counter. The clock source can be either the internal system clock (Fosc/4) or an external clock. When the clock source is an external clock, the Timer0 module can be selected to increment on either the rising or falling edge.

The Timer0 module also has a programmable prescaler option. This prescaler can be assigned to either the Timer0 module or the Watchdog Timer. Bit PSA (OPTION<3>) assigns the prescaler, and bits PS2:PS0 (OPTION<2:0>) determine the prescaler value. TMR0 can increment at the following rates: 1:1 when the prescaler is assigned to Watchdog Timer, 1:2, 1:4, 1:8, 1:16, 1:32, 1:64, 1:128, and 1:256.

Synchronization of the external clock occurs after the prescaler. When the prescaler is used, the external clock frequency may be higher then the device's frequency. The maximum frequency is 50 MHz, given the high and low time requirements of the clock.

#### 6.2 <u>Timer1 Overview</u>

_		
IЛ		•
		-
~	plicable Devices	3

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer1 is a 16-bit timer/counter. The clock source can be either the internal system clock (Fosc/4), an external clock, or an external crystal. Timer1 can operate as either a timer or a counter. When operating as a counter (external clock source), the counter can either operate synchronized to the device or asynchronously to the device. Asynchronous operation allows Timer1 to operate during sleep, which is useful for applications that require a real-time clock as well as the power savings of SLEEP mode.

TImer1 also has a prescaler option which allows TMR1 to increment at the following rates: 1:1, 1:2, 1:4, and 1:8. TMR1 can be used in conjunction with the Capture/Compare/PWM module. When used with a CCP module, Timer1 is the time-base for 16-bit capture or 16-bit compare and must be synchronized to the device.

#### 6.3 <u>Timer2 Overview</u>

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

Timer2 is an 8-bit timer with a programmable prescaler and a programmable postscaler, as well as an 8-bit Period Register (PR2). Timer2 can be used with the CCP module (in PWM mode) as well as the Baud Rate Generator for the Synchronous Serial Port (SSP). The prescaler option allows Timer2 to increment at the following rates: 1:1, 1:4, and 1:16.

The postscaler allows TMR2 register to match the period register (PR2) a programmable number of times before generating an interrupt. The postscaler can be programmed from 1:1 to 1:16 (inclusive).

#### 6.4 <u>CCP Overview</u>

_		
Δ	nnlicable	Devices
~	ppiloubic	Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The CCP module(s) can operate in one of three modes: 16-bit capture, 16-bit compare, or up to 10-bit Pulse Width Modulation (PWM).

Capture mode captures the 16-bit value of TMR1 into the CCPRxH:CCPRxL register pair. The capture event can be programmed for either the falling edge, rising edge, fourth rising edge, or sixteenth rising edge of the CCPx pin.

Compare mode compares the TMR1H:TMR1L register pair to the CCPRxH:CCPRxL register pair. When a match occurs, an interrupt can be generated and the output pin CCPx can be forced to a given state (High or Low) and Timer1 can be reset. This depends on control bits CCPxM3:CCPxM0.

PWM mode compares the TMR2 register to a 10-bit duty cycle register (CCPRxH:CCPRxL<5:4>) as well as to an 8-bit period register (PR2). When the TMR2 register = Duty Cycle register, the CCPx pin will be forced low. When TMR2 = PR2, TMR2 is cleared to 00h, an interrupt can be generated, and the CCPx pin (if an output) will be forced high. NOTES:

-

#### 12.1 USART Baud Rate Generator (BRG)

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The BRG supports both the Asynchronous and Synchronous modes of the USART. It is a dedicated 8-bit baud rate generator. The SPBRG register controls the period of a free running 8-bit timer. In asynchronous mode bit BRGH (TXSTA<2>) also controls the baud rate. In synchronous mode bit BRGH is ignored. Table 12-1 shows the formula for computation of the baud rate for different USART modes which only apply in master mode (internal clock).

Given the desired baud rate and Fosc, the nearest integer value for the SPBRG register can be calculated using the formula in Table 12-1. From this, the error in baud rate can be determined.

Example 12-1 shows the calculation of the baud rate error for the following conditions:

Fosc = 16 MHz Desired Baud Rate = 9600 BRGH = 0 SYNC = 0

#### EXAMPLE 12-1: CALCULATING BAUD RATE ERROR

Desired Baud rate = Fosc / (64 (X + 1))

9600 = 16000000 / (64 (X + 1))

 $X = \lfloor 25.042 \rfloor = 25$ 

Calculated Baud Rate=16000000 / (64 (25 + 1))

= 9615

- Error = <u>(Calculated Baud Rate Desired Baud Rate)</u> Desired Baud Rate
  - = (9615 9600) / 9600

= 0.16%

It may be advantageous to use the high baud rate (BRGH = 1) even for slower baud clocks. This is because the FOSC/(16(X + 1)) equation can reduce the baud rate error in some cases.

Note:	For the PIC16C63/R63/65/65A/R65 the							
	asynchronous high speed mode							
	(BRGH = 1) may experience a high rate of							
	receive errors. It is recommended that							
	BRGH = 0. If you desire a higher baud rate							
	than BRGH = 0 can support, refer to the							
	device errata for additional information or							
	use the PIC16C66/67.							

Writing a new value to the SPBRG register, causes the BRG timer to be reset (or cleared), this ensures that the BRG does not wait for a timer overflow before outputting the new baud rate.

#### TABLE 12-1: BAUD RATE FORMULA

SYNC	BRGH = 0 (Low Speed)	BRGH = 1 (High Speed)
0	(Asynchronous) Baud Rate = Fosc/(64(X+1))	Baud Rate = Fosc/(16(X+1))
1	(Synchronous) Baud Rate = FOSC/(4(X+1))	N/A

X = value in SPBRG (0 to 255)

#### TABLE 12-2: REGISTERS ASSOCIATED WITH BAUD RATE GENERATOR

Address	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on POR, BOR		Value on all other Resets	
98h	TXSTA	CSRC	TX9	TXEN	SYNC		BRGH	TRMT	TX9D	0000	-010	0000	-010
18h	RCSTA	SPEN	RX9	SREN	CREN		FERR	OERR	RX9D	0000 ·	-00x	0000	-00x
99h SPBRG Baud Rate Generator Register									0000	0000	0000	0000	

Legend: x = unknown, - = unimplemented read as '0'. Shaded cells are not used by the BRG.

#### 12.2 USART Asynchronous Mode

#### Applicable Devices

#### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In this mode, the USART uses standard nonreturn-tozero (NRZ) format (one start bit, eight or nine data bits and one stop bit). The most common data format is 8-bits. An on-chip dedicated 8-bit baud rate generator can be used to derive standard baud rate frequencies from the oscillator. The USART transmits and receives the LSb first. The USART's transmitter and receiver are functionally independent but use the same data format and baud rate. The baud rate generator produces a clock either x16 or x64 of the bit shift rate, depending on bit BRGH (TXSTA<2>). Parity is not supported by the hardware, but can be implemented in software (and stored as the ninth data bit). Asynchronous mode is stopped during SLEEP.

Asynchronous mode is selected by clearing bit SYNC (TXSTA<4>).

The USART Asynchronous module consists of the following important elements:

- Baud Rate Generator
- · Sampling Circuit
- Asynchronous Transmitter
- Asynchronous Receiver

#### 12.2.1 USART ASYNCHRONOUS TRANSMITTER

The USART transmitter block diagram is shown in Figure 12-7. The heart of the transmitter is the transmit (serial) shift register (TSR). The shift register obtains its data from the read/write transmit buffer, TXREG. The TXREG register is loaded with data in software. The TSR register is not loaded until the STOP bit has been transmitted from the previous load. As soon as the STOP bit is transmitted, the TSR is loaded with new data from the TXREG (if available). Once the TXREG register transfers the data to the TSR register (occurs in one TcY) the TXREG register is empty and flag bit TXIF (PIR1<4>) is set. This interrupt is enabled/dis-

abled by setting/clearing enable bit TXIE (PIE1<4>). Flag bit TXIF will be set regardless of the state of enable bit TXIE and cannot be cleared in software. It will reset only when new data is loaded into the TXREG register. While flag bit TXIF indicates the status of the TXREG register, another bit, TRMT (TXSTA<1>) shows the status of the TSR register. Status bit TRMT is a read only bit which is set when the TSR register is empty. No interrupt logic is tied to this bit, so the user has to poll this bit in order to determine if the TSR register is empty.

Note 1:	The TSR register is not mapped in data
	memory so it is not available to the user.

Note 2: Flag bit TXIF is set when enable bit TXEN is set.

Transmission is enabled by setting enable bit TXEN (TXSTA<5>). The actual transmission will not occur until the TXREG register has been loaded with data and the baud rate generator (BRG) has produced a shift clock (Figure 12-7). The transmission can also be started by first loading the TXREG register and then setting enable bit TXEN. Normally when transmission is first started, the TSR register is empty, so a transfer to the TXREG register resulting in an empty TXREG register. A back-to-back transfer is thus possible (Figure 12-9). Clearing enable bit TXEN during a transmission will cause the transmistion to be aborted and will reset the transmitter. As a result the RC6/TX/CK pin will revert to hi-impedance.

In order to select 9-bit transmission, transmit bit TX9 (TXSTA<6>) should be set and the ninth bit should be written to bit TX9D (TXSTA<0>). The ninth bit must be written before writing the 8-bit data to the TXREG register. This is because a data write to the TXREG register can result in an immediate transfer of the data to the TSR register (if the TSR is empty). In such a case, an incorrect ninth data bit maybe loaded in the TSR register.



#### FIGURE 12-7: USART TRANSMIT BLOCK DIAGRAM

#### 13.2.3 EXTERNAL CRYSTAL OSCILLATOR CIRCUIT

Either a prepackaged oscillator can be used or a simple oscillator circuit with TTL gates can be built. Prepackaged oscillators provide a wide operating range and better stability. A well-designed crystal oscillator will provide good performance with TTL gates. Two types of crystal oscillator circuits can be used; one with series resonance, or one with parallel resonance.

Figure 13-6 shows implementation of a parallel resonant oscillator circuit. The circuit is designed to use the fundamental frequency of the crystal. The 74AS04 inverter performs the 180-degree phase shift that a parallel oscillator requires. The 4.7 k $\Omega$  resistor provides the negative feedback for stability. The 10 k $\Omega$  potentiometer biases the 74AS04 in the linear region. This could be used for external oscillator designs.

#### FIGURE 13-6: EXTERNAL PARALLEL RESONANT CRYSTAL OSCILLATOR CIRCUIT



Figure 13-7 shows a series resonant oscillator circuit. This circuit is also designed to use the fundamental frequency of the crystal. The inverter performs a 180-degree phase shift in a series resonant oscillator circuit. The 330 k $\Omega$  resistors provide the negative feedback to bias the inverters in their linear region.

#### FIGURE 13-7: EXTERNAL SERIES RESONANT CRYSTAL OSCILLATOR CIRCUIT



#### 13.2.4 RC OSCILLATOR

For timing insensitive applications the RC device option offers additional cost savings. The RC oscillator frequency is a function of the supply voltage, the resistor (Rext) and capacitor (Cext) values, and the operating temperature. In addition to this, the oscillator frequency will vary from unit to unit due to normal process parameter variation. Furthermore, the difference in lead frame capacitance between package types will also affect the oscillation frequency, especially for low Cext values. The user also needs to take into account variation due to tolerance of external R and C components used. Figure 13-8 shows how the RC combination is connected to the PIC16CXX. For Rext values below 2.2 kΩ, the oscillator operation may become unstable or stop completely. For very high Rext values (e.g. 1 M $\Omega$ ), the oscillator becomes sensitive to noise, humidity and leakage. Thus, we recommend keeping Rext between 3 k $\Omega$  and 100 k $\Omega$ .

Although the oscillator will operate with no external capacitor (Cext = 0 pF), we recommend using values above 20 pF for noise and stability reasons. With no or small external capacitance, the oscillation frequency can vary dramatically due to changes in external capacitances, such as PCB trace capacitance or package lead frame capacitance.

See characterization data for desired device for RC frequency variation from part to part due to normal process variation. The variation is larger for larger R (since leakage current variation will affect RC frequency more for large R) and for smaller C (since variation of input capacitance will affect RC frequency more).

See characterization data for desired device for variation of oscillator frequency due to VDD for given Rext/ Cext values as well as frequency variation due to operating temperature for given R, C, and VDD values.

The oscillator frequency, divided by 4, is available on the OSC2/CLKOUT pin, and can be used for test purposes or to synchronize other logic (see Figure 3-5 for waveform).



#### FIGURE 13-8: RC OSCILLATOR MODE

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

#### 15.3 DC Characteristics: PIC16C61-04 (Commercial, Industrial, Extended) PIC16C61-20 (Commercial, Industrial, Extended) PIC16LC61-04 (Commercial, Industrial)

		Standard Operating Conditions (unless otherwise stated)								
		Operation	ng tempera	ature	-40°C	≤ 1/ ∠ T/	$A \le +125^{\circ}$ C for industrial and			
DC CHA	ARACTERISTICS				-40 C	≥ 1/ < T/	$A \ge +60$ C for commercial			
		Operati	na voltaae	VDD r	ange as c	lescrib	ed in DC spec Section 15.1 and			
		Section	15.2.							
Param	Characteristic	Sym	Min	Тур†	Max	Units	Conditions			
No.										
	Input Low Voltage									
	I/O ports	VIL								
D030	with TTL buffer		Vss	-	0.15VDD	V	For entire VDD range			
D030A			Vss	-	0.8V	V	$4.5V \leq V \text{dd} \leq 5.5V$			
D031	with Schmitt Trigger buffer		Vss	-	0.2Vdd	V				
D032	MCLR, OSC1 (in RC mode)		Vss	-	0.2Vdd	V				
D033	OSC1 (in XT, HS and LP)		Vss	-	0.3VDD	V	Note1			
	Input High Voltage									
	I/O ports	Vін		-						
D040	with TTL buffer		2.0	-	VDD	v	$4.5V \le VDD \le 5.5V$			
D040A			0.25VDD	-	VDD	v	For entire VDD range			
			+ 0.8V							
D041	with Schmitt Trigger buffer		0.85Vdd	-	Vdd	V	For entire VDD range			
D042	MCLR		0.85VDD	-	Vdd	V				
D042A	OSC1 (XT, HS and LP)		0.7Vdd	-	Vdd	V	Note1			
D043	OSC1 (in RC mode)		0.9Vdd	-	Vdd	V				
D070	PORTB weak pull-up current	IPURB	50	250	† 400	μA	VDD = 5V, VPIN = VSS			
	Input Leakage Current (Notes 2, 3)									
D060	I/O ports	lı∟	-	-	±1	μA	Vss $\leq$ VPIN $\leq$ VDD, Pin at hi-			
							impedance			
D061	MCLR, RA4/T0CKI		-	-	±5	μA	$Vss \leq V PIN \leq V DD$			
D063	OSC1		-	-	±5	μA	Vss $\leq$ VPIN $\leq$ VDD, XT, HS and			
							LP osc configuration			
	Output Low Voltage									
D080	I/O ports	Vol	-	-	0.6	V	IOL = 8.5 mA, VDD = 4.5V,			
							-40°C to +85°C			
D080A			-	-	0.6	V	IOL = 7.0 mA, VDD = 4.5V,			
							-40°C to +125°C			
D083	OSC2/CLKOUT (RC osc config)		-	-	0.6	V	IOL = 1.6  mA,  VDD = 4.5 V,			
							-40°C to +85°C			
D083A			-	-	0.6	V	IOL = 1.2 mA, VDD = 4.5V, -40°C to +125°C			

The parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

 The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

## Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### 15.4 <u>Timing Parameter Symbology</u>

The timing parameter symbols have been created following one of the following formats:

1. TppS2pp	S	3. TCC:ST	(I <sup>2</sup> C specifications only)
2. TppS		4. Ts	(I <sup>2</sup> C specifications only)
Т			
F	Frequency	Т	Time
Lowercas	e letters (pp) and their meanings:		
рр			
сс	CCP1	OSC	OSC1
ck	CLKOUT	rd	RD
cs	CS	rw	RD or WR
di	SDI	SC	SCK
do	SDO	SS	SS
dt	Data in	tO	TOCKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	WR
Uppercas	e letters and their meanings:	1	
s			
F	Fall	P	Period
н	High	R	Rise
	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low
TCC:ST (I2	<sup>2</sup> C specifications only)		
CC			
HD	Hold	SU	Setup
ST			
DAT	DATA input hold	STO	STOP condition
STA	START condition		
FIGURE 15	5-1: LOAD CONDITIONS FOR DEVICE	TIMING SP	ECIFICATIONS
	Load condition 1		Load condition 2
	VDD/2		
	ų į		
	$\leq$ RL		
	<	_	
	•		
		F	
	• • • • • • • • • • • • • • • • • • • •		···· •
	Vss		Vss
	$RL = 464\Omega$		
	CL = 50 pF for all pins except (	OSC2/CLKOU	JT
	15 pF for OSC2 output		
1			

# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





#### TABLE 18-8: SPI MODE REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
70*	TssL2scH, TssL2scL	$\overline{SS}\downarrow$ to SCK $\downarrow$ or SCK $\uparrow$ input	Тсү	_	—	ns	
71*	TscH	SCK input high time (slave mode)	Tcy + 20	_	_	ns	
72*	TscL	SCK input low time (slave mode)	TCY + 20	_	_	ns	
73*	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	_	—	ns	
74*	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	_	_	ns	
75*	TdoR	SDO data output rise time		10	25	ns	
76*	TdoF	SDO data output fall time		10	25	ns	
77*	TssH2doZ	$\overline{\text{SS}}\uparrow$ to SDO output hi-impedance	10	_	50	ns	
78*	TscR	SCK output rise time (master mode)		10	25	ns	
79*	TscF	SCK output fall time (master mode)	_	10	25	ns	
80*	TscH2doV, TscL2doV	SDO data output valid after SCK edge	_	_	50	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 20-10: I<sup>2</sup>C BUS START/STOP BITS TIMING



# TABLE 20-9: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Мах	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ne	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	—	113	condition
91*	THD:STA	START condition	100 kHz mode	4000	—	—	20	After this period the first clock
		Hold time	400 kHz mode	600	_	_	115	pulse is generated
92*	TSU:STO	STOP condition	100 kHz mode	4700	_	_	ne	
		Setup time	400 kHz mode	600	_	_	115	
93	THD:STO	STOP condition	100 kHz mode	4000	—	—	ne	
		Hold time	400 kHz mode	600	—	—	115	

These parameters are characterized but not tested.

## Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### FIGURE 21-3: CLKOUT AND I/O TIMING



TABLE 21-3: CLKOUT AND I/O TIMING REQUIREMENT
---

Param	Sym	Characteristic	<	Min	Typt	Max	Units	Conditions
No.				$\langle - \rangle \langle$	$\sum$			
10*	TosH2ckL	OSC1↑ to CLKOUT↓		$\langle \mathcal{F} \rangle$	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑			75	200	ns	Note 1
12*	TckR	CLKOUT rise time	$\sim  V $	$\searrow$	35	100	ns	Note 1
13*	TckF	CLKOUT fall time	$\sum$	> -	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT ↓ to Port out valid	$   _{A} _{\wedge}$	[ _		0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT	$///\sim$	Tosc + 200	-	—	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑	$\overline{\langle \langle \rangle}$	0	I	_	ns	Note 1
17*	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out val	id 🔪	—	50	150	ns	
18*	TosH2ioI	OSC11 (Q2 cycle) to Port input	P1C16CR63/R65	100		_	ns	
		invalid (I/O in hold time)	PIC16LCR63/R65	200		_	ns	
19*	TioV2osH	Port input valid to OSC11 (I/Q in	setup time)	0	_	—	ns	
20*	TioR	Port output rise time	PIC16CR63/R65	—	10	40	ns	
		$\frown$	PIC16LCR63/R65	_	-	80	ns	
21*	TioF	Port output fall time	PIC16CR63/R65	_	10	40	ns	
	$\langle$	$\langle \rangle \rangle$	PIC16LCR63/R65	—		80	ns	
22††*	Tinp	INT pin high or low time		Тсү	-	_	ns	
23††*	Trbp	RB7:RB2 change INT high or low	time	Тсү	_	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t† These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### FIGURE 22-8: PARALLEL SLAVE PORT TIMING (PIC16C67)



### TABLE 22-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C67)

Parameter No.	Sym	Characteristic		Min	Тур†	Max	Units	Conditions
62*	TdtV2wrH	Data in valid before $\overline{WR}^{\uparrow}$ or $\overline{CS}^{\uparrow}$ (setup time)		20	_	_	ns	
				25	—	—	ns	Extended Range Only
63*	TwrH2dtl	$\overline{WR}$ or $\overline{CS}$ to data–in invalid (hold	PIC16 <b>C</b> 67	20	_	_	ns	
		time) PIC16 <b>LC</b> 67		35	—	—	ns	
64	TrdL2dtV	$\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data–out valid		-	—	80	ns	
				-	_	90	ns	Extended Range Only
65*	TrdH2dtl	$\overline{\text{RD}}$ or $\overline{\text{CS}}$ to data–out invalid			—	30	ns	

These parameters are characterized but not tested.

Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not t tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

# FIGURE 22-13: I<sup>2</sup>C BUS START/STOP BITS TIMING



# TABLE 22-9: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic		Min	Тур	Мах	Units	Conditions
90*	TSU:STA	START condition	100 kHz mode	4700	—	—	ne	Only relevant for repeated START
		Setup time	400 kHz mode	600	—	—	113	condition
91*	THD:STA	START condition	100 kHz mode	4000	—	—	20	After this period the first clock
		Hold time	400 kHz mode	600	_	_	115	pulse is generated
92*	Tsu:sto	STOP condition	100 kHz mode	4700	_	_	ne	
		Setup time	400 kHz mode	600	_	_	115	
93	THD:STO	STOP condition	100 kHz mode	4000	—	—	ne	
		Hold time	400 kHz mode	600	—	—	115	

These parameters are characterized but not tested.



Notices For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Plastic SOIC (SO)								
	Millimeters							
Symbol	Min	Мах	Notes	Min	Max	Notes		
α	0°	8°		0°	8°			
Α	2.362	2.642		0.093	0.104			
A1	0.101	0.300		0.004	0.012			
В	0.355	0.483		0.014	0.019			
С	0.241	0.318		0.009	0.013			
D	17.703	18.085		0.697	0.712			
E	7.416	7.595		0.292	0.299			
е	1.270	1.270	Typical	0.050	0.050	Typical		
Н	10.007	10.643		0.394	0.419			
h	0.381	0.762		0.015	0.030			
L	0.406	1.143		0.016	0.045			
N	28	28		28	28			
CP	-	0.102		-	0.004			

#### Package Marking Information (Cont'd)





#### 44-Lead PLCC



44-Lead MQFP



#### Example



#### Example



#### Example





Legend:	MMM XXX AA	Microchip part number information Customer specific information* Year code (last 2 digits of calender year)
	BB	Week code (week of January 1 is week '01')
	С	Facility code of the plant at which wafer is manufactured. C = Chandler, Arizona, U.S.A. S = Tempe, Arizona, U.S.A.
	D <sub>1</sub>	Mask revision number for microcontroller
	E	Assembly code of the plant or country of origin in which part was assembled.
Note:	In the even line, it will b available cl	t the full Microchip part number cannot be marked on one be carried over to the next line thus limiting the number of naracters for customer specific information.

\* Standard OTP marking consists of Microchip part number, year code, week code, facility code, mask revision number, and assembly code. For OTP marking beyond this, certain price adders apply. Please check with your Microchip Sales Office. For QTP devices, any special marking adders are included in QTP price.

TMR0	24, 26, 28, 30, 32, 34
TMR0 Clock Source Select bit, T0CS	3
TMR0 Interrupt	
TMR0 Overflow Interrupt Enable bit,	T0IE
TMR0 Overflow Interrupt Flag bit, T0	IF
TMR0 Prescale Selection Table	
TMR0 Source Edge Select bit, T0SE	
TMR1 Overflow Interrupt Enable bit,	TMR1IE
TMR1 Overflow Interrupt Flag bit. TM	IR1IF
TMR1CS	
TMR1H	24, 26, 28, 30, 32, 34
TMR1IE	
TMR1IF	
TMR1L	24, 26, 28, 30, 32, 34
TMR1ON	
TMR2	24, 26, 28, 30, 32, 34
TMR2 Register	
TMR2 to PR2 Match Interrupt Enable	bit. TMR2IE
TMR2 to PR2 Match Interrupt Flag bi	it. TMR2IF 41
TMR2IE	
TMB2IF	
TMR2ON	
TO	
TOUTPS3:TOUTPS0	
Transmit Enable bit TXEN	105
Transmit Shift Register Status bit. TF	3MT
Transmit Status and Control Register	r
TBISA 2	25, 27, 29, 31, 33, 34, 51
TRISB 2	25, 27, 29, 31, 33, 34, 53
TBISC	27, 29, 31, 33, 34, 55, 94
TRISD 2	25, 27, 29, 31, 33, 34, 57
TBISE	25 27 29 31 33 34 58
TBMT	
ТХ9	
TX9D	
TXEN	105
TXIE	39
TXIF	42
TXREG	
TXSTA	5. 27. 29. 31. 33. 34. 105
	, ,,,,,
U	

#### L

UA
Asynchronous Mode
Setting Up Transmission
Timing Diagram, Master Transmission
Transmitter112
Asynchronous Receiver
Setting Up Reception
Timing Diagram114
Asynchronous Receiver Mode
Block Diagram114
Section
Section
Synchronous Master Mode
Reception118
Section 116
Setting Up Reception 118
Setting Up Transmission116
Timing Diagram, Reception
Timing Diagram, Transmission
Transmission 116

Synchronous Slave Mode	
Reception	120
Section	120
Setting Up Reception	120
Setting Up Transmission	120
Transmit	120
Transmit Block Diagram	112
Update Address bit, UA	84, 89
USART Receive Interrupt Enable bit, RCIE	39
USART Receive Interrupt Flag bit, RCIF	42
USART Transmit Interrupt Enable bit, TXIE	39
USART Transmit Interrupt Flag bit, TXIF	42
UV Erasable Devices	7

#### w

Wake-up from Sleep	141
Wake-up on Key Depression	53
Wake-up Using Interrupts	141
Watchdog Timer (WDT)	
Block Diagram	140
Period	140
Programming Considerations	140
Section	140
WCOL	85, 90
Weak Internal Pull-ups	53
Write Collision Detect bit, WCOL	85, 90

# Х

XMIT MODE	
хт	
z	
 Z	
Zero bit	