



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

### Applications of "[Embedded - Microcontrollers](#)"

#### Details

|                            |                                                                                                                                                                       |
|----------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Product Status             | Obsolete                                                                                                                                                              |
| Core Processor             | PIC                                                                                                                                                                   |
| Core Size                  | 8-Bit                                                                                                                                                                 |
| Speed                      | 4MHz                                                                                                                                                                  |
| Connectivity               | I <sup>2</sup> C, SPI, UART/USART                                                                                                                                     |
| Peripherals                | Brown-out Detect/Reset, POR, PWM, WDT                                                                                                                                 |
| Number of I/O              | 33                                                                                                                                                                    |
| Program Memory Size        | 7KB (4K x 14)                                                                                                                                                         |
| Program Memory Type        | OTP                                                                                                                                                                   |
| EEPROM Size                | -                                                                                                                                                                     |
| RAM Size                   | 192 x 8                                                                                                                                                               |
| Voltage - Supply (Vcc/Vdd) | 2.5V ~ 6V                                                                                                                                                             |
| Data Converters            | -                                                                                                                                                                     |
| Oscillator Type            | External                                                                                                                                                              |
| Operating Temperature      | 0°C ~ 70°C (TA)                                                                                                                                                       |
| Mounting Type              | Surface Mount                                                                                                                                                         |
| Package / Case             | 44-QFP                                                                                                                                                                |
| Supplier Device Package    | 44-MQFP (10x10)                                                                                                                                                       |
| Purchase URL               | <a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lc65at-04-pq">https://www.e-xfl.com/product-detail/microchip-technology/pic16lc65at-04-pq</a> |

## 2.0 PIC16C6X DEVICE VARIETIES

A variety of frequency ranges and packaging options are available. Depending on application and production requirements, the proper device option can be selected using the information in the PIC16C6X Product Identification System section at the end of this data sheet. When placing orders, please use that page of the data sheet to specify the correct part number.

For the PIC16C6X family of devices, there are four device "types" as indicated in the device number:

1. **C**, as in PIC16**C**64. These devices have EPROM type memory and operate over the standard voltage range.
2. **LC**, as in PIC16**LC**64. These devices have EPROM type memory and operate over an extended voltage range.
3. **CR**, as in PIC16**CR**64. These devices have ROM program memory and operate over the standard voltage range.
4. **LCR**, as in PIC16**LCR**64. These devices have ROM program memory and operate over an extended voltage range.

### 2.1 UV Erasable Devices

The UV erasable version, offered in Cerdip package is optimal for prototype development and pilot programs. This version can be erased and reprogrammed to any of the oscillator modes.

Microchip's PICSTART® Plus and PRO MATE® II programmers both support programming of the PIC16C6X.

### 2.2 One-Time-Programmable (OTP) Devices

The availability of OTP devices is especially useful for customers who need the flexibility for frequent code updates and small volume applications.

The OTP devices, packaged in plastic packages, permit the user to program them once. In addition to the program memory, the configuration bits must also be programmed.

### 2.3 Quick-Turnaround-Production (QTP) Devices

Microchip offers a QTP Programming Service for factory production orders. This service is made available for users who choose not to program a medium to high quantity of units and whose code patterns have stabilized. The devices are identical to the OTP devices but with all EPROM locations and configuration options already programmed by the factory. Certain code and prototype verification procedures apply before production shipments are available. Please contact your local Microchip Technology sales office for more details.

### 2.4 Serialized Quick-Turnaround Production (SQTP<sup>SM</sup>) Devices

Microchip offers a unique programming service where a few user-defined locations in each device are programmed with different serial numbers. The serial numbers may be random, pseudo-random, or sequential.

Serial programming allows each device to have a unique number which can serve as an entry-code, password, or ID number.

ROM devices do not allow serialization information in the program memory space. The user may have this information programmed in the data memory space.

For information on submitting ROM code, please contact your regional sales office.

### 2.5 Read Only Memory (ROM) Devices

Microchip offers masked ROM versions of several of the highest volume parts, thus giving customers a low cost option for high volume, mature products.

For information on submitting ROM code, please contact your regional sales office.

**TABLE 3-3: PIC16C64/64A/R64/65/65A/R65/67 PINOUT DESCRIPTION (Cont'd)**

| Pin Name             | DIP<br>Pin# | PLCC<br>Pin#   | TQFP<br>MQFP<br>Pin# | Pin<br>Type | Buffer<br>Type        | Description                                                                                                                                                                                                                   |
|----------------------|-------------|----------------|----------------------|-------------|-----------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| RD0/PSP0             | 19          | 21             | 38                   | I/O         | ST/TTL <sup>(6)</sup> | PORTD can be a bi-directional I/O port or parallel slave port for interfacing to a microprocessor bus.                                                                                                                        |
| RD1/PSP1             | 20          | 22             | 39                   | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RD2/PSP2             | 21          | 23             | 40                   | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RD3/PSP3             | 22          | 24             | 41                   | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RD4/PSP4             | 27          | 30             | 2                    | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RD5/PSP5             | 28          | 31             | 3                    | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RD6/PSP6             | 29          | 32             | 4                    | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RD7/PSP7             | 30          | 33             | 5                    | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RE0/ $\overline{RD}$ | 8           | 9              | 25                   | I/O         | ST/TTL <sup>(6)</sup> | PORTE is a bi-directional I/O port.<br>RE0 can also be read control for the parallel slave port.<br>RE1 can also be write control for the parallel slave port.<br>RE2 can also be select control for the parallel slave port. |
| RE1/ $\overline{WR}$ | 9           | 10             | 26                   | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| RE2/ $\overline{CS}$ | 10          | 11             | 27                   | I/O         | ST/TTL <sup>(6)</sup> |                                                                                                                                                                                                                               |
| Vss                  | 12,31       | 13,34          | 6,29                 | P           | —                     | Ground reference for logic and I/O pins.                                                                                                                                                                                      |
| VDD                  | 11,32       | 12,35          | 7,28                 | P           | —                     | Positive supply for logic and I/O pins.                                                                                                                                                                                       |
| NC                   | —           | 1,17,<br>28,40 | 12,13,<br>33,34      | —           | —                     | These pins are not internally connected. These pins should be left unconnected.                                                                                                                                               |

Legend: I = input    O = output    I/O = input/output    P = power  
 — = Not used    TTL = TTL input    ST = Schmitt Trigger input

- Note 1: Pin functions T1OSO and T1OSI are reversed on the PIC16C64.  
 2: CCP2 and the USART are not available on the PIC16C64/64A/R64.  
 3: This buffer is a Schmitt Trigger input when configured in RC oscillator mode and a CMOS input otherwise.  
 4: This buffer is a Schmitt Trigger input when configured as the external interrupt.  
 5: This buffer is a Schmitt Trigger input when used in serial programming mode.  
 6: This buffer is a Schmitt Trigger input when configured as general purpose I/O and a TTL input when used in the Parallel Slave Port mode (for interfacing to a microprocessor bus).

# PIC16C6X

---

NOTES:

## 11.3 SPI Mode for PIC16C66/67

This section contains register definitions and operational characteristics of the SPI module on the PIC16C66 and PIC16C67 only.

**FIGURE 11-7: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)(PIC16C66/67)**

| R/W-0 | R/W-0 | R-0               | R-0 | R-0  | R-0               | R-0 | R-0 |
|-------|-------|-------------------|-----|------|-------------------|-----|-----|
| SMP   | CKE   | D/ $\overline{A}$ | P   | S    | R/ $\overline{W}$ | UA  | BF  |
| bit7  |       |                   |     | bit0 |                   |     |     |

R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as '0'  
- n =Value at POR reset

bit 7: **SMP:** SPI data input sample phase  
SPI Master Mode  
1 = Input data sampled at end of data output time  
0 = Input data sampled at middle of data output time  
SPI Slave Mode  
SMP must be cleared when SPI is used in slave mode

bit 6: **CKE:** SPI Clock Edge Select (Figure 11-11, Figure 11-12, and Figure 11-13)  
CKP = 0  
1 = Data transmitted on rising edge of SCK  
0 = Data transmitted on falling edge of SCK  
CKP = 1  
1 = Data transmitted on falling edge of SCK  
0 = Data transmitted on rising edge of SCK

bit 5: **D/ $\overline{A}$ :** Data/Address bit (I<sup>2</sup>C mode only)  
1 = Indicates that the last byte received or transmitted was data  
0 = Indicates that the last byte received or transmitted was address

bit 4: **P:** Stop bit (I<sup>2</sup>C mode only). This bit is cleared when the SSP module is disabled, or when the Start bit is detected last, SSPEN is cleared)  
1 = Indicates that a stop bit has been detected last (this bit is '0' on RESET)  
0 = Stop bit was not detected last

bit 3: **S:** Start bit (I<sup>2</sup>C mode only). This bit is cleared when the SSP module is disabled, or when the Stop bit is detected last, SSPEN is cleared)  
1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)  
0 = Start bit was not detected last

bit 2: **R/ $\overline{W}$ :** Read/Write bit information (I<sup>2</sup>C mode only)  
This bit holds the R/W bit information following the last address match. This bit is only valid from the address match to the next start bit, stop bit, or  $\overline{ACK}$  bit.  
1 = Read  
0 = Write

bit 1: **UA:** Update Address (10-bit I<sup>2</sup>C mode only)  
1 = Indicates that the user needs to update the address in the SSPADD register  
0 = Address does not need to be updated

bit 0: **BF:** Buffer Full Status bit  
Receive (SPI and I<sup>2</sup>C modes)  
1 = Receive complete, SSPBUF is full  
0 = Receive not complete, SSPBUF is empty  
Transmit (I<sup>2</sup>C mode only)  
1 = Transmit in progress, SSPBUF is full  
0 = Transmit complete, SSPBUF is empty

**FIGURE 11-8: SSPCON: SYNC SERIAL PORT CONTROL REGISTER (ADDRESS 14h)(PIC16C66/67)**

| R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 | R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| WCOL  | SSPOV | SSPEN | CKP   | SSPM3 | SSPM2 | SSPM1 | SSPM0 |
| bit7  |       |       |       | bit0  |       |       |       |

R = Readable bit  
W = Writable bit  
U = Unimplemented bit, read as '0'  
- n =Value at POR reset

bit 7: **WCOL**: Write Collision Detect bit  
1 = The SSPBUF register is written while it is still transmitting the previous word (must be cleared in software)  
0 = No collision

bit 6: **SSPOV**: Receive Overflow Indicator bit  
In SPI mode  
1 = A new byte is received while the SSPBUF register is still holding the previous data. In case of overflow, the data in SSPSR is lost. Overflow can only occur in slave mode. The user must read the SSPBUF, even if only transmitting data, to avoid setting overflow. In master mode the overflow bit is not set since each new reception (and transmission) is initiated by writing to the SSPBUF register.  
0 = No overflow  
In I<sup>2</sup>C mode  
1 = A byte is received while the SSPBUF register is still holding the previous byte. SSPOV is a "don't care" in transmit mode. SSPOV must be cleared in software in either mode.  
0 = No overflow

bit 5: **SSPEN**: Synchronous Serial Port Enable bit  
In SPI mode  
1 = Enables serial port and configures SCK, SDO, and SDI as serial port pins  
0 = Disables serial port and configures these pins as I/O port pins  
In I<sup>2</sup>C mode  
1 = Enables the serial port and configures the SDA and SCL pins as serial port pins  
0 = Disables serial port and configures these pins as I/O port pins  
In both modes, when enabled, these pins must be properly configured as input or output.

bit 4: **CKP**: Clock Polarity Select bit  
In SPI mode  
1 = Idle state for clock is a high level  
0 = Idle state for clock is a low level  
In I<sup>2</sup>C mode  
SCK release control  
1 = Enable clock  
0 = Holds clock low (clock stretch) (Used to ensure data setup time)

bit 3-0: **SSPM3:SSPM0**: Synchronous Serial Port Mode Select bits  
0000 = SPI master mode, clock = Fosc/4  
0001 = SPI master mode, clock = Fosc/16  
0010 = SPI master mode, clock = Fosc/64  
0011 = SPI master mode, clock = TMR2 output/2  
0100 = SPI slave mode, clock = SCK pin.  $\overline{SS}$  pin control enabled.  
0101 = SPI slave mode, clock = SCK pin.  $\overline{SS}$  pin control disabled.  $\overline{SS}$  can be used as I/O pin  
0110 = I<sup>2</sup>C slave mode, 7-bit address  
0111 = I<sup>2</sup>C slave mode, 10-bit address  
1011 = I<sup>2</sup>C firmware controlled master mode (slave idle)  
1110 = I<sup>2</sup>C slave mode, 7-bit address with start and stop bit interrupts enabled  
1111 = I<sup>2</sup>C slave mode, 10-bit address with start and stop bit interrupts enabled


## 11.5.1.2 RECEPTION

When the  $\overline{R/\overline{W}}$  bit of the address byte is clear and an address match occurs, the  $\overline{R/\overline{W}}$  bit of the SSPSTAT register is cleared. The received address is loaded into the SSPBUF register.

When the address byte overflow condition exists, then no acknowledge ( $\overline{ACK}$ ) pulse is given. An overflow condition is defined as either bit BF (SSPSTAT<0>) is set or bit SSPOV (SSPCON<6>) is set.

An SSP interrupt is generated for each data transfer byte. Flag bit SSPIF (PIR1<3>) must be cleared in software. The SSPSTAT register is used to determine the status of the byte.

**FIGURE 11-25: I<sup>2</sup>C WAVEFORMS FOR RECEPTION (7-BIT ADDRESS)**



## 12.0 UNIVERSAL SYNCHRONOUS ASYNCHRONOUS RECEIVER TRANSMITTER (USART) MODULE

| Applicable Devices |    |     |     |    |     |    |     |     |    |     |     |
|--------------------|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|
| 61                 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 |
| 66                 | 67 |     |     |    |     |    |     |     |    |     |     |

The Universal Synchronous Asynchronous Receiver Transmitter (USART) module is one of the two serial I/O modules. (USART is also known as a Serial Communications Interface or SCI) The USART can be configured as a full duplex asynchronous system that can communicate with peripheral devices such as CRT ter-

minals and personal computers, or it can be configured as a half duplex synchronous system that can communicate with peripheral devices such as A/D or D/A integrated circuits, Serial EEPROMs etc.

The USART can be configured in the following modes:

- Asynchronous (full duplex)
- Synchronous - Master (half duplex)
- Synchronous - Slave (half duplex)

Bit SPEN (RCSTA<7>) and bits TRISC<7:6> have to be set in order to configure pins RC6/TX/CK and RC7/RX/DT as the Universal Synchronous Asynchronous Receiver Transmitter.

**FIGURE 12-1: TXSTA: TRANSMIT STATUS AND CONTROL REGISTER (ADDRESS 98h)**

| R/W-0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | R/W-0 | R/W-0 | R/W-0 | U-0 | R/W-0 | R-1  | R/W-0 |
|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-------|-------|-------|-----|-------|------|-------|
| CSRC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | TX9   | TXEN  | SYNC  | —   | BRGH  | TRMT | TX9D  |
| bit7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |       |       |       |     |       |      | bit0  |
| <div> <p>bit 7: <b>CSRC:</b> Clock Source Select bit</p> <p><u>Asynchronous mode</u><br/>Don't care</p> <p><u>Synchronous mode</u><br/>1 = Master mode (Clock generated internally from BRG)<br/>0 = Slave mode (Clock from external source)</p> <p>bit 6: <b>TX9:</b> 9-bit Transmit Enable bit<br/>1 = Selects 9-bit transmission<br/>0 = Selects 8-bit transmission</p> <p>bit 5: <b>TXEN:</b> Transmit Enable bit<br/>1 = Transmit enabled<br/>0 = Transmit disabled<br/>Note: SREN/CREN overrides TXEN in SYNC mode.</p> <p>bit 4: <b>SYNC:</b> USART Mode Select bit<br/>1 = Synchronous mode<br/>0 = Asynchronous mode</p> <p>bit 3: <b>Unimplemented:</b> Read as '0'</p> <p>bit 2: <b>BRGH:</b> High Baud Rate Select bit</p> <p><u>Asynchronous mode</u><br/>1 = High speed</p> <div> <p><b>Note:</b> For the PIC16C63/R63/65/65A/R65 the asynchronous high speed mode (BRGH = 1) may experience a high rate of receive errors. It is recommended that BRGH = 0. If you desire a higher baud rate than BRGH = 0 can support, refer to the device errata for additional information or use the PIC16C66/67.</p> </div> <p>0 = Low speed</p> <p><u>Synchronous mode</u><br/>Unused in this mode</p> <p>bit 1: <b>TRMT:</b> Transmit Shift Register Status bit<br/>1 = TSR empty<br/>0 = TSR full</p> <p>bit 0: <b>TX9D:</b> 9th bit of transmit data. Can be parity bit.</p> </div> |       |       |       |     |       |      |       |
| <div> <p>R = Readable bit<br/>W = Writable bit<br/>U = Unimplemented bit, read as '0'<br/>- n =Value at POR reset</p> </div>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |       |       |       |     |       |      |       |



## 13.8 Power-down Mode (SLEEP)

### Applicable Devices

|    |    |     |     |    |     |    |     |     |    |     |     |    |    |
|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|
| 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |
|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|

Power-down mode is entered by executing a `SLEEP` instruction.

If enabled, the Watchdog Timer will be cleared but keeps running, status bit `PD` (`STATUS<3>`) is cleared, status bit `TO` (`STATUS<4>`) is set, and the oscillator driver is turned off. The I/O ports maintain the status they had before the `SLEEP` instruction was executed (driving high, low, or hi-impedance).

For lowest current consumption in this mode, place all I/O pins at either `VDD`, or `VSS`, ensure no external circuitry is drawing current from the I/O pin, and disable external clocks. Pull all I/O pins, that are hi-impedance inputs, high or low externally to avoid switching currents caused by floating inputs. The `T0CKI` input should also be at `VDD` or `VSS` for lowest current consumption. The contribution from on-chip pull-ups on `PORTB` should be considered.

The `MCLR/VPP` pin must be at a logic high level (`VIHMC`).

### 13.8.1 WAKE-UP FROM SLEEP

The device can wake from `SLEEP` through one of the following events:

1. External reset input on `MCLR/VPP` pin.
2. Watchdog Timer Wake-up (if `WDT` was enabled).
3. Interrupt from `RB0/INT` pin, `RB` port change, or some peripheral interrupts.

External `MCLR` Reset will cause a device reset. All other events are considered a continuation of program execution and cause a "wake-up". The `TO` and `PD` bits in the `STATUS` register can be used to determine the cause of device reset. The `PD` bit, which is set on power-up is cleared when `SLEEP` is invoked. The `TO` bit is cleared if `WDT` time-out occurred (and caused wake-up).

The following peripheral interrupts can wake the device from `SLEEP`:

1. `TMR1` interrupt. `Timer1` must be operating as an asynchronous counter.
2. `SSP` (Start/Stop) bit detect interrupt.
3. `SSP` transmit or receive in slave mode (`SPI/I2C`).
4. `CCP` capture mode interrupt.
5. Parallel Slave Port read or write.
6. `USART TX` or `RX` (synchronous slave mode).

Other peripherals can not generate interrupts since during `SLEEP`, no on-chip `Q` clocks are present.

When the `SLEEP` instruction is being executed, the next instruction (`PC + 1`) is pre-fetched. For the device to wake-up through an interrupt event, the corresponding interrupt enable bit must be set (enabled). Wake-up is regardless of the state of the `GIE` bit. If the `GIE` bit is clear (disabled), the device continues execution at the instruction after the `SLEEP` instruction. If the `GIE` bit is set (enabled), the device executes the instruction after the `SLEEP` instruction and then branches to the interrupt address (0004h). In cases where the execution of the instruction following `SLEEP` is not desirable, the user should have a `NOP` after the `SLEEP` instruction.

### 13.8.2 WAKE-UP USING INTERRUPTS

When global interrupts are disabled (`GIE` cleared) and any interrupt source has both its interrupt enable bit and interrupt flag bit set, one of the following will occur:

- If the interrupt occurs **before** the execution of a `SLEEP` instruction, the `SLEEP` instruction will complete as a `NOP`. Therefore, the `WDT` and `WDT` postscaler will not be cleared, the `TO` bit will not be set and `PD` bits will not be cleared.
- If the interrupt occurs **during or after** the execution of a `SLEEP` instruction, the device will immediately wake up from sleep. The `SLEEP` instruction will be completely executed before the wake-up. Therefore, the `WDT` and `WDT` postscaler will be cleared, the `TO` bit will be set and the `PD` bit will be cleared.

Even if the flag bits were checked before executing a `SLEEP` instruction, it may be possible for flag bits to become set before the `SLEEP` instruction completes. To determine whether a `SLEEP` instruction executed, test the `PD` bit. If the `PD` bit is set, the `SLEEP` instruction was executed as a `NOP`.

To ensure that the `WDT` is cleared, a `CLRWDT` instruction should be executed before a `SLEEP` instruction.

# PIC16C6X

**GOTO**

**Unconditional Branch**

Syntax: [label] GOTO k

Operands: 0 ≤ k ≤ 2047

Operation: k → PC<10:0>  
PCLATH<4:3> → PC<12:11>

Status Affected: None

Encoding:

|    |      |      |      |
|----|------|------|------|
| 10 | 1kkk | kkkk | kkkk |
|----|------|------|------|

Description: GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits <10:0>. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction.

Words: 1

Cycles: 2

Q Cycle Activity:

|           | Q1           | Q2               | Q3           | Q4           |
|-----------|--------------|------------------|--------------|--------------|
| 1st Cycle | Decode       | Read literal 'k' | Process data | Write to PC  |
| 2nd Cycle | No-Operation | No-Operation     | No-Operation | No-Operation |

Example

GOTO THERE

After Instruction  
PC = Address THERE

**INCF**

**Increment f**

Syntax: [label] INCF f,d

Operands: 0 ≤ f ≤ 127  
d ∈ [0,1]

Operation: (f) + 1 → (destination)

Status Affected: Z

Encoding:

|    |      |      |      |
|----|------|------|------|
| 00 | 1010 | dfff | ffff |
|----|------|------|------|

Description: The contents of register 'f' are incremented. If 'd' is 0 the result is placed in the W register. If 'd' is 1 the result is placed back in register 'f'.

Words: 1

Cycles: 1

Q Cycle Activity:

|  | Q1     | Q2                | Q3           | Q4                   |
|--|--------|-------------------|--------------|----------------------|
|  | Decode | Read register 'f' | Process data | Write to destination |

Example

INCF CNT, 1

Before Instruction  
CNT = 0xFF  
Z = 0

After Instruction  
CNT = 0x00  
Z = 1

FIGURE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING




TABLE 15-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER REQUIREMENTS


| Parameter No. | Sym   | Characteristic                                | Min | Typ†     | Max | Units | Conditions                |
|---------------|-------|-----------------------------------------------|-----|----------|-----|-------|---------------------------|
| 30*           | Tmcl  | MCLR Pulse Width (low)                        | 200 | —        | —   | ns    | VDD = 5V, -40°C to +125°C |
| 31*           | Twdt  | Watchdog Timer Time-out Period (No Prescaler) | 7   | 18       | 33  | ms    | VDD = 5V, -40°C to +125°C |
| 32            | Tost  | Oscillation Start-up Timer Period             | —   | 1024Tosc | —   |       | TOSC = OSC1 period        |
| 33*           | Tpwrt | Power-up Timer Period                         | 28  | 72       | 132 | ms    | VDD = 5V, -40°C to +125°C |
| 34*           | Tioz  | I/O Hi-impedance from MCLR Low                | —   | —        | 100 | ns    |                           |

\* These parameters are characterized but not tested.  
† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**FIGURE 15-5: TIMER0 EXTERNAL CLOCK TIMINGS**



**TABLE 15-5: TIMER0 EXTERNAL CLOCK REQUIREMENTS**

| Parameter No. | Sym  | Characteristic         |                | Min                                                | Typ† | Max | Units | Conditions                          |
|---------------|------|------------------------|----------------|----------------------------------------------------|------|-----|-------|-------------------------------------|
| 40*           | Tt0H | T0CKI High Pulse Width | No Prescaler   | $0.5T_{CY} + 20$                                   | —    | —   | ns    | Must also meet parameter 42         |
|               |      |                        | With Prescaler | 10                                                 | —    | —   | ns    |                                     |
| 41*           | Tt0L | T0CKI Low Pulse Width  | No Prescaler   | $0.5T_{CY} + 20$                                   | —    | —   | ns    | Must also meet parameter 42         |
|               |      |                        | With Prescaler | 10                                                 | —    | —   | ns    |                                     |
| 42*           | Tt0P | T0CKI Period           | No Prescaler   | $T_{CY} + 40$                                      | —    | —   | ns    | N = prescale value (2, 4, ..., 256) |
|               |      |                        | With Prescaler | Greater of:<br>20 ns or<br>$\frac{T_{CY} + 40}{N}$ | —    | —   | ns    |                                     |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

---

---

|                    |    |    |     |     |    |     |    |     |     |    |     |     |    |    |
|--------------------|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|
| Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |
|--------------------|----|----|-----|-----|----|-----|----|-----|-----|----|-----|-----|----|----|

NOTES:

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**19.3 DC Characteristics:** **PIC16C65-04 (Commercial, Industrial)**  
**PIC16C65-10 (Commercial, Industrial)**  
**PIC16C65-20 (Commercial, Industrial)**  
**PIC16LC65-04 (Commercial, Industrial)**

| <b>DC CHARACTERISTICS</b> <b>Standard Operating Conditions (unless otherwise stated)</b><br>Operating temperature -40°C ≤ TA ≤ +85°C for industrial and<br>0°C ≤ TA ≤ +70°C for commercial<br>Operating voltage VDD range as described in DC spec Section 19.1 and<br>Section 19.2 |                                                                                                                                               |       |                                                                |                            |                                               |                            |                                                                                                                 |
|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|-------|----------------------------------------------------------------|----------------------------|-----------------------------------------------|----------------------------|-----------------------------------------------------------------------------------------------------------------|
| Param No.                                                                                                                                                                                                                                                                          | Characteristic                                                                                                                                | Sym   | Min                                                            | Typ †                      | Max                                           | Units                      | Conditions                                                                                                      |
| D030<br>D030A<br>D031<br>D032<br>D033                                                                                                                                                                                                                                              | <b>Input Low Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR, OSC1 (in RC mode)<br>OSC1 (in XT, HS and LP) | VIL   | VSS<br>VSS<br>VSS<br>VSS<br>VSS                                | -<br>-<br>-<br>-<br>-      | 0.15VDD<br>0.8V<br>0.2VDD<br>0.2VDD<br>0.3VDD | V<br>V<br>V<br>V<br>V      | For entire VDD range<br>4.5V ≤ VDD ≤ 5.5V<br>Note1                                                              |
| D040<br>D040A<br><br>D041<br>D042<br>D042A<br>D043                                                                                                                                                                                                                                 | <b>Input High Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR<br>OSC1 (XT, HS and LP)<br>OSC1 (in RC mode) | VIH   | 2.0<br>0.25VDD + 0.8V<br>0.8VDD<br>0.8VDD<br>0.7 VDD<br>0.9VDD | -<br>-<br>-<br>-<br>-<br>- | VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD        | V<br>V<br>V<br>V<br>V<br>V | 4.5V ≤ VDD ≤ 5.5V<br>For entire VDD range<br>For entire VDD range<br>Note1                                      |
| D070                                                                                                                                                                                                                                                                               | PORTB weak pull-up current                                                                                                                    | IPURB | 50                                                             | 250                        | 400                                           | μA                         | VDD = 5V, VPIN = VSS                                                                                            |
| D060<br><br>D061<br>D063                                                                                                                                                                                                                                                           | <b>Input Leakage Current</b><br>(Notes 2, 3)<br>I/O ports<br>MCLR, RA4/T0CKI<br>OSC1                                                          | IIL   | -<br>-<br>-                                                    | -<br>-<br>-                | ±1<br>±5<br>±5                                | μA<br>μA<br>μA             | VSS ≤ VPIN ≤ VDD, Pin at hi-impedance<br>VSS ≤ VPIN ≤ VDD<br>VSS ≤ VPIN ≤ VDD, XT, HS, and LP osc configuration |
| D080<br><br>D083                                                                                                                                                                                                                                                                   | <b>Output Low Voltage</b><br>I/O ports<br>OSC2/CLKOUT (RC osc config)                                                                         | VOL   | -<br>-                                                         | -<br>-                     | 0.6<br>0.6                                    | V<br>V                     | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C<br>IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C                            |
| D090<br><br>D092                                                                                                                                                                                                                                                                   | <b>Output High Voltage</b><br>I/O ports (Note 3)<br>OSC2/CLKOUT (RC osc config)                                                               | VOH   | VDD-0.7<br>VDD-0.7                                             | -<br>-                     | -<br>-                                        | V<br>V                     | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C<br>IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C                          |
| D150*                                                                                                                                                                                                                                                                              | <b>Open-Drain High Voltage</b>                                                                                                                | VOD   | -                                                              | -                          | 14                                            | V                          | RA4 pin                                                                                                         |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.


2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**FIGURE 19-5: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS**



**TABLE 19-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS**

| Param No. | Sym       | Characteristic                                                                      |                            | Min                                         | Typ† | Max        | Units | Conditions                            |
|-----------|-----------|-------------------------------------------------------------------------------------|----------------------------|---------------------------------------------|------|------------|-------|---------------------------------------|
| 40*       | Tt0H      | T0CKI High Pulse Width                                                              | No Prescaler               | $0.5T_{CY} + 20$                            | —    | —          | ns    | Must also meet parameter 42           |
|           |           |                                                                                     | With Prescaler             | 10                                          | —    | —          | ns    |                                       |
| 41*       | Tt0L      | T0CKI Low Pulse Width                                                               | No Prescaler               | $0.5T_{CY} + 20$                            | —    | —          | ns    | Must also meet parameter 42           |
|           |           |                                                                                     | With Prescaler             | 10                                          | —    | —          | ns    |                                       |
| 42*       | Tt0P      | T0CKI Period                                                                        | No Prescaler               | $T_{CY} + 40$                               | —    | —          | ns    |                                       |
|           |           |                                                                                     | With Prescaler             | Greater of:<br>$20$ or $T_{CY} + 40$<br>$N$ | —    | —          | ns    | $N$ = prescale value (2, 4, ..., 256) |
| 45*       | Tt1H      | T1CKI High Time                                                                     | Synchronous, Prescaler = 1 | $0.5T_{CY} + 20$                            | —    | —          | ns    | Must also meet parameter 47           |
|           |           | Synchronous, Prescaler = 2,4,8                                                      | PIC16C6X                   | 15                                          | —    | —          | ns    |                                       |
|           |           |                                                                                     | PIC16LC6X                  | 25                                          | —    | —          | ns    |                                       |
|           |           | Asynchronous                                                                        | PIC16C6X                   | 30                                          | —    | —          | ns    |                                       |
|           |           |                                                                                     | PIC16LC6X                  | 50                                          | —    | —          | ns    |                                       |
| 46*       | Tt1L      | T1CKI Low Time                                                                      | Synchronous, Prescaler = 1 | $0.5T_{CY} + 20$                            | —    | —          | ns    | Must also meet parameter 47           |
|           |           | Synchronous, Prescaler = 2,4,8                                                      | PIC16C6X                   | 15                                          | —    | —          | ns    |                                       |
|           |           |                                                                                     | PIC16LC6X                  | 25                                          | —    | —          | ns    |                                       |
|           |           | Asynchronous                                                                        | PIC16C6X                   | 30                                          | —    | —          | ns    |                                       |
|           |           |                                                                                     | PIC16LC6X                  | 50                                          | —    | —          | ns    |                                       |
| 47*       | Tt1P      | T1CKI input period                                                                  | Synchronous                | Greater of:<br>$30$ OR $T_{CY} + 40$<br>$N$ | —    | —          | ns    | $N$ = prescale value (1, 2, 4, 8)     |
|           |           |                                                                                     | PIC16LC6X                  | Greater of:<br>$50$ OR $T_{CY} + 40$<br>$N$ |      |            |       | $N$ = prescale value (1, 2, 4, 8)     |
|           |           | Asynchronous                                                                        | PIC16C6X                   | 60                                          | —    | —          | ns    |                                       |
|           |           |                                                                                     | PIC16LC6X                  | 100                                         | —    | —          | ns    |                                       |
|           | Ft1       | Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN) |                            | DC                                          | —    | 200        | kHz   |                                       |
| 48        | TCKEZtmr1 | Delay from external clock edge to timer increment                                   |                            | $2T_{osc}$                                  | —    | $7T_{osc}$ | —     |                                       |


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

**FIGURE 20-8: PARALLEL SLAVE PORT TIMING (PIC16C65A)**



**TABLE 20-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C65A)**

| Parameter No. | Sym      | Characteristic                                                                       | Min                             | Typ†   | Max      | Units    | Conditions          |
|---------------|----------|--------------------------------------------------------------------------------------|---------------------------------|--------|----------|----------|---------------------|
| 62*           | TdtV2wrH | Data in valid before $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ (setup time) | 20<br>25                        | —<br>— | —<br>—   | ns<br>ns | Extended Range Only |
| 63*           | TwrH2dtl | $\overline{WR}\uparrow$ or $\overline{CS}\uparrow$ to data-in invalid (hold time)    | PIC16C65A: 20<br>PIC16LC65A: 35 | —<br>— | —<br>—   | ns<br>ns |                     |
| 64            | TrdL2dtV | $\overline{RD}\downarrow$ and $\overline{CS}\downarrow$ to data-out valid            | —<br>—                          | —<br>— | 80<br>90 | ns<br>ns | Extended Range Only |
| 65*           | TrdH2dtl | $\overline{RD}\uparrow$ or $\overline{CS}\uparrow$ to data-out invalid               | 10                              | —      | 30       | ns       |                     |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.



# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## 21.1 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial)

| Standard Operating Conditions (unless otherwise stated)                                        |                                                            |       |            |      |            |        |                                                         |
|------------------------------------------------------------------------------------------------|------------------------------------------------------------|-------|------------|------|------------|--------|---------------------------------------------------------|
| DC CHARACTERISTICS                                                                             |                                                            |       |            |      |            |        |                                                         |
| Operating temperature -40°C ≤ TA ≤ +85°C for industrial and<br>0°C ≤ TA ≤ +70°C for commercial |                                                            |       |            |      |            |        |                                                         |
| Param No.                                                                                      | Characteristic                                             | Sym   | Min        | Typ† | Max        | Units  | Conditions                                              |
| D001<br>D001A                                                                                  | Supply Voltage                                             | VDD   | 4.0<br>4.5 | -    | 5.5<br>5.5 | V<br>V | XT, RC and LP osc configuration<br>HS osc configuration |
| D002*                                                                                          | RAM Data Retention Voltage (Note 1)                        | VDR   | -          | 1.5  | -          | V      |                                                         |
| D003                                                                                           | VDD start voltage to ensure internal Power-on Reset signal | VPOR  | -          | VSS  | -          | V      | See section on Power-on Reset for details               |
| D004*                                                                                          | VDD rise rate to ensure internal Power-on Reset signal     | SVDD  | 0.05       | -    | -          | V/ms   | See section on Power-on Reset for details               |
| D005                                                                                           | Brown-out Reset Voltage                                    | BVDD  | 3.7        | 4.0  | 4.3        | V      | BODEN configuration bit is enabled                      |
| D010                                                                                           | Supply Current (Note 2, 5)                                 | IDD   | -          | 2.7  | 5          | mA     | XT, RC, osc config FOSC = 4 MHz, VDD = 5.5V (Note 4)    |
| D013                                                                                           |                                                            |       |            | 10   | 20         | mA     | HS osc config FOSC = 20 MHz, VDD = 5.5V                 |
| D015*                                                                                          | Brown-out Reset Current (Note 6)                           | ΔIBOR | -          | 350  | 425        | μA     | BOR enabled, VDD = 5.0V                                 |
| D020<br>D021<br>D021A                                                                          | Power-down Current (Note 3, 5)                             | IPD   | -          | 10.5 | 42         | μA     | VDD = 4.0V, WDT enabled, -40°C to +85°C                 |
|                                                                                                |                                                            |       |            | 1.5  | 16         | μA     | VDD = 4.0V, WDT disabled, -0°C to +70°C                 |
|                                                                                                |                                                            |       |            | 1.5  | 19         | μA     | VDD = 4.0V, WDT disabled, -40°C to +85°C                |
| D023*                                                                                          | Brown-out Reset Current (Note 6)                           | ΔIBOR | -          | 350  | 425        | μA     | BOR enabled, VDD = 5.0V                                 |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD, MCLR = VDD; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula  $I_r = VDD/2R_{ext}$  (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

# PIC16C6X

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

## 21.3 DC Characteristics: PIC16CR63/R65-04 (Commercial, Industrial) PIC16CR63/R65-10 (Commercial, Industrial) PIC16CR63/R65-20 (Commercial, Industrial) PIC16LCR63/R65-04 (Commercial, Industrial)

| DC CHARACTERISTICS                             |                                                                                                                                               | Standard Operating Conditions (unless otherwise stated)                                        |                                                                  |                                 |                                               |                                 |                                                                                                                |
|------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------|------------------------------------------------------------------|---------------------------------|-----------------------------------------------|---------------------------------|----------------------------------------------------------------------------------------------------------------|
|                                                |                                                                                                                                               | Operating temperature -40°C ≤ TA ≤ +85°C for industrial and<br>0°C ≤ TA ≤ +70°C for commercial |                                                                  |                                 |                                               |                                 |                                                                                                                |
|                                                |                                                                                                                                               | Operating voltage VDD range as described in DC spec Section 21.1 and Section 21.2              |                                                                  |                                 |                                               |                                 |                                                                                                                |
| Param No.                                      | Characteristic                                                                                                                                | Sym                                                                                            | Min                                                              | Typ †                           | Max                                           | Units                           | Conditions                                                                                                     |
| D030<br>D030A<br>D031<br>D032<br>D033          | <b>Input Low Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR, OSC1 (in RC mode)<br>OSC1 (in XT, HS and LP) | VIL                                                                                            | VSS<br>VSS<br>VSS<br>VSS<br>VSS                                  | -<br>-<br>-<br>-<br>-           | 0.15VDD<br>0.8V<br>0.2VDD<br>0.2VDD<br>0.3VDD | V<br>V<br>V<br>V<br>V           | For entire VDD range<br>4.5V ≤ VDD ≤ 5.5V<br>Note1                                                             |
| D040<br>D040A<br>D041<br>D042<br>D042A<br>D043 | <b>Input High Voltage</b><br>I/O ports<br>with TTL buffer<br>with Schmitt Trigger buffer<br>MCLR<br>OSC1 (XT, HS and LP)<br>OSC1 (in RC mode) | VIH                                                                                            | 2.0<br>0.25VDD<br>+ 0.8V<br>0.8VDD<br>0.8VDD<br>0.7VDD<br>0.9VDD | -<br>-<br>-<br>-<br>-<br>-<br>- | VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD<br>VDD | V<br>V<br>V<br>V<br>V<br>V<br>V | 4.5V ≤ VDD ≤ 5.5V<br>For entire VDD range<br>For entire VDD range<br>Note1                                     |
| D070                                           | PORTB weak pull-up current                                                                                                                    | IPURB                                                                                          | 50                                                               | 250                             | 400                                           | μA                              | VDD = 5V, VPIN = VSS                                                                                           |
| D060<br>D061<br>D063                           | <b>Input Leakage Current</b> (Notes 2, 3)<br>I/O ports<br>MCLR, RA4/T0CKI<br>OSC1                                                             | IIL                                                                                            | -<br>-<br>-                                                      | -<br>-<br>-                     | ±1<br>±5<br>±5                                | μA<br>μA<br>μA                  | VSS ≤ VPIN ≤ VDD, Pin at hi-impedance<br>VSS ≤ VPIN ≤ VDD<br>VSS ≤ VPIN ≤ VDD, XT, HS and LP osc configuration |
| D080<br>D083                                   | <b>Output Low Voltage</b><br>I/O ports<br>OSC2/CLKOUT (RC osc config)                                                                         | VOL                                                                                            | -<br>-                                                           | -<br>-                          | 0.6<br>0.6                                    | V<br>V                          | IOL = 8.5 mA, VDD = 4.5V, -40°C to +85°C<br>IOL = 1.6 mA, VDD = 4.5V, -40°C to +85°C                           |
| D090<br>D092                                   | <b>Output High Voltage</b><br>I/O ports (Note 3)<br>OSC2/CLKOUT (RC osc config)                                                               | VOH                                                                                            | VDD-0.7<br>VDD-0.7                                               | -<br>-                          | -<br>-                                        | V<br>V                          | IOH = -3.0 mA, VDD = 4.5V, -40°C to +85°C<br>IOH = -1.3 mA, VDD = 4.5V, -40°C to +85°C                         |
| D150*                                          | <b>Open-Drain High Voltage</b>                                                                                                                | VOD                                                                                            | -                                                                | -                               | 14                                            | V                               | RA4 pin                                                                                                        |

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPIN pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

# PIC16C6X

## F.7 PIC16C7XX Family of Devices

|                    |                                              | PIC16C710                     | PIC16C71         | PIC16C711                     | PIC16C715                     | PIC16C72                | PIC16C72 <sup>(1)</sup> |
|--------------------|----------------------------------------------|-------------------------------|------------------|-------------------------------|-------------------------------|-------------------------|-------------------------|
| <b>Clock</b>       | Maximum Frequency of Operation (MHz)         | 20                            | 20               | 20                            | 20                            | 20                      | 20                      |
| <b>Memory</b>      | EPROM Program Memory (x14 words)             | 512                           | 1K               | 1K                            | 2K                            | 2K                      | —                       |
|                    | ROM Program Memory (14K words)               | —                             | —                | —                             | —                             | —                       | 2K                      |
|                    | Data Memory (bytes)                          | 36                            | 36               | 68                            | 128                           | 128                     | 128                     |
| <b>Peripherals</b> | Timer Module(s)                              | TMR0                          | TMR0             | TMR0                          | TMR0                          | TMR0, TMR1, TMR2        | TMR0, TMR1, TMR2        |
|                    | Capture/Compare/PWM Module(s)                | —                             | —                | —                             | —                             | 1                       | 1                       |
|                    | Serial Port(s) (SPI/I <sup>2</sup> C, USART) | —                             | —                | —                             | —                             | SPI/I <sup>2</sup> C    | SPI/I <sup>2</sup> C    |
|                    | Parallel Slave Port                          | —                             | —                | —                             | —                             | —                       | —                       |
|                    | A/D Converter (8-bit) Channels               | 4                             | 4                | 4                             | 4                             | 5                       | 5                       |
| <b>Features</b>    | Interrupt Sources                            | 4                             | 4                | 4                             | 4                             | 8                       | 8                       |
|                    | I/O Pins                                     | 13                            | 13               | 13                            | 13                            | 22                      | 22                      |
|                    | Voltage Range (Volts)                        | 3.0-6.0                       | 3.0-6.0          | 3.0-6.0                       | 3.0-5.5                       | 2.5-6.0                 | 3.0-5.5                 |
|                    | In-Circuit Serial Programming                | Yes                           | Yes              | Yes                           | Yes                           | Yes                     | Yes                     |
|                    | Brown-out Reset                              | Yes                           | —                | Yes                           | Yes                           | Yes                     | Yes                     |
|                    | Packages                                     | 18-pin DIP, SOIC, 20-pin SSOP | 18-pin DIP, SOIC | 18-pin DIP, SOIC, 20-pin SSOP | 18-pin DIP, SOIC, 20-pin SSOP | 28-pin SDIP, SOIC, SSOP | 28-pin SDIP, SOIC, SSOP |

|                    |                                              | PIC16C73A                   | PIC16C74A                           | PIC16C76                    | PIC16C77                            |
|--------------------|----------------------------------------------|-----------------------------|-------------------------------------|-----------------------------|-------------------------------------|
| <b>Clock</b>       | Maximum Frequency of Operation (MHz)         | 20                          | 20                                  | 20                          | 20                                  |
| <b>Memory</b>      | EPROM Program Memory (x14 words)             | 4K                          | 4K                                  | 8K                          | 8K                                  |
|                    | Data Memory (bytes)                          | 192                         | 192                                 | 368                         | 368                                 |
| <b>Peripherals</b> | Timer Module(s)                              | TMR0, TMR1, TMR2            | TMR0, TMR1, TMR2                    | TMR0, TMR1, TMR2            | TMR0, TMR1, TMR2                    |
|                    | Capture/Compare/PWM Module(s)                | 2                           | 2                                   | 2                           | 2                                   |
|                    | Serial Port(s) (SPI/I <sup>2</sup> C, USART) | SPI/I <sup>2</sup> C, USART | SPI/I <sup>2</sup> C, USART         | SPI/I <sup>2</sup> C, USART | SPI/I <sup>2</sup> C, USART         |
|                    | Parallel Slave Port                          | —                           | Yes                                 | —                           | Yes                                 |
|                    | A/D Converter (8-bit) Channels               | 5                           | 8                                   | 5                           | 8                                   |
| <b>Features</b>    | Interrupt Sources                            | 11                          | 12                                  | 11                          | 12                                  |
|                    | I/O Pins                                     | 22                          | 33                                  | 22                          | 33                                  |
|                    | Voltage Range (Volts)                        | 2.5-6.0                     | 2.5-6.0                             | 2.5-6.0                     | 2.5-6.0                             |
|                    | In-Circuit Serial Programming                | Yes                         | Yes                                 | Yes                         | Yes                                 |
|                    | Brown-out Reset                              | Yes                         | Yes                                 | Yes                         | Yes                                 |
|                    | Packages                                     | 28-pin SDIP, SOIC           | 40-pin DIP; 44-pin PLCC, MQFP, TQFP | 28-pin SDIP, SOIC           | 40-pin DIP; 44-pin PLCC, MQFP, TQFP |

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

## INDEX

### Numerics

|                                      |     |
|--------------------------------------|-----|
| 9-bit Receive Enable bit, RX9 .....  | 106 |
| 9-bit Transmit Enable bit, TX9 ..... | 105 |
| 9th bit of received data, RX9D ..... | 106 |
| 9th bit of transmit data, TX9D ..... | 105 |

### A

|                                                  |                                   |
|--------------------------------------------------|-----------------------------------|
| Absolute Maximum .....                           |                                   |
| Ratings .....                                    | 163, 183, 199, 215, 231, 247, 263 |
| ACK .....                                        | 96, 100, 101                      |
| ALU .....                                        | 9                                 |
| Application Notes .....                          |                                   |
| AN552 (Implementing Wake-up on Key Stroke) ..... | 53                                |
| AN556 (Implementing a Table Read) .....          | 48                                |
| AN594 (Using the CCP Modules) .....              | 77                                |
| Architectural Overview .....                     | 9                                 |

### B

|                                        |             |
|----------------------------------------|-------------|
| Baud Rate Formula .....                | 107         |
| Baud Rate Generator .....              | 107         |
| Baud Rates .....                       |             |
| Asynchronous Mode .....                | 108         |
| Error, Calculating .....               | 107         |
| RX Pin Sampling, Timing Diagrams ..... | 110, 111    |
| Sampling .....                         | 110         |
| Synchronous Mode .....                 | 108         |
| BF .....                               | 84, 89, 100 |

### Block Diagrams

|                                                  |        |
|--------------------------------------------------|--------|
| Capture Mode Operation .....                     | 78     |
| Compare Mode .....                               | 79     |
| Crystal Oscillator, Ceramic Resonator .....      | 125    |
| External Brown-out Protection .....              | 135    |
| External Parallel Resonant Crystal Circuit ..... | 127    |
| External Power-on Reset .....                    | 135    |
| External Series Resonant Crystal Circuit .....   | 127    |
| I <sup>2</sup> C Mode .....                      | 99     |
| In-circuit Programming Connections .....         | 142    |
| Interrupt Logic .....                            | 137    |
| On-chip Reset Circuit .....                      | 128    |
| Parallel Slave Port, PORTD-PORTE .....           | 61     |
| PIC16C61 .....                                   | 10     |
| PIC16C62 .....                                   | 11     |
| PIC16C62A .....                                  | 11     |
| PIC16C63 .....                                   | 12     |
| PIC16C64 .....                                   | 11     |
| PIC16C64A .....                                  | 11     |
| PIC16C65 .....                                   | 12     |
| PIC16C65A .....                                  | 12     |
| PIC16C66 .....                                   | 13     |
| PIC16C67 .....                                   | 13     |
| PIC16CR62 .....                                  | 11     |
| PIC16CR63 .....                                  | 12     |
| PIC16CR64 .....                                  | 11     |
| PIC16CR65 .....                                  | 12     |
| PORTC .....                                      | 55     |
| PORTD (I/O Mode) .....                           | 57     |
| PORTE (I/O Mode) .....                           | 58     |
| PWM .....                                        | 80     |
| RA3:RA0 pins .....                               | 51     |
| RA4/TOCK1 pin .....                              | 51     |
| RA5 pin .....                                    | 51     |
| RB3:RB0 pins .....                               | 54     |
| RB7:RB4 pins .....                               | 53, 54 |
| RC Oscillator Mode .....                         | 127    |

|                                                   |         |
|---------------------------------------------------|---------|
| SPI Master/Slave Connection .....                 | 87      |
| SSP in I <sup>2</sup> C Mode .....                | 99      |
| SSP in SPI Mode .....                             | 86, 91  |
| Timer0 .....                                      | 65      |
| Timer0/WDT Prescaler .....                        | 68      |
| Timer1 .....                                      | 72      |
| Timer2 .....                                      | 75      |
| USART Receive .....                               | 114     |
| USART Transmit .....                              | 112     |
| Watchdog Timer .....                              | 140     |
| BOR .....                                         | 129     |
| B <sub>OR</sub> .....                             | 47, 131 |
| BRGH .....                                        | 105     |
| Brown-out Reset (BOR) .....                       | 129     |
| Brown-out Reset Status bit, B <sub>OR</sub> ..... | 47      |
| Buffer Full Status bit, BF .....                  | 84, 89  |

### C

|                                            |                        |
|--------------------------------------------|------------------------|
| C .....                                    | 35                     |
| C Compiler .....                           | 161                    |
| Capture .....                              |                        |
| Block Diagram .....                        | 78                     |
| Mode .....                                 | 78                     |
| Pin Configuration .....                    | 78                     |
| Prescaler .....                            | 79                     |
| Software Interrupt .....                   | 78                     |
| Capture Interrupt .....                    | 78                     |
| Capture/Compare/PWM (CCP) .....            |                        |
| Capture Mode .....                         | 78                     |
| Capture Mode Block Diagram .....           | 78                     |
| CCP1 .....                                 | 77                     |
| CCP2 .....                                 | 77                     |
| Compare Mode .....                         | 79                     |
| Compare Mode Block Diagram .....           | 79                     |
| Overview .....                             | 63                     |
| Prescaler .....                            | 79                     |
| PWM Block Diagram .....                    | 80                     |
| PWM Mode .....                             | 80                     |
| PWM, Example Frequencies/Resolutions ..... | 81                     |
| Section .....                              | 77                     |
| Carry .....                                | 9                      |
| Carry bit .....                            | 35                     |
| CCP Module Interaction .....               | 77                     |
| CCP pin Configuration .....                | 78                     |
| CCP to Timer Resource Use .....            | 77                     |
| CCP1 Interrupt Enable bit, CCP1IE .....    | 38                     |
| CCP1 Interrupt Flag bit, CCP1IF .....      | 41                     |
| CCP1 Mode Select bits .....                | 78                     |
| CCP1CON .....                              | 24, 26, 28, 30, 32, 34 |
| CCP1IE .....                               | 38                     |
| CCP1IF .....                               | 41                     |
| CCP1M3:CCM1M0 .....                        | 78                     |
| CCP1X:CCP1Y .....                          | 78                     |
| CCP2 Interrupt Enable bit, CCP2IE .....    | 45                     |
| CCP2 Interrupt Flag bit, CCP2IF .....      | 46                     |
| CCP2 Mode Select bits .....                | 78                     |
| CCP2CON .....                              | 24, 26, 28, 30, 32, 34 |
| CCP2IE .....                               | 45                     |
| CCP2IF .....                               | 46                     |
| CCP2M3:CCP2M0 .....                        | 78                     |
| CCP2X:CCP2Y .....                          | 78                     |
| CCPR1H .....                               | 24, 26, 28, 30, 32, 34 |
| CCPR1L .....                               | 24, 26, 28, 30, 32, 34 |
| CCPR2H .....                               | 24, 26, 28, 30, 32, 34 |
| CCPR2L .....                               | 24, 26, 28, 30, 32, 34 |
| CKE .....                                  | 89                     |
| CKP .....                                  | 85, 90                 |

# PIC16C6X

|                                           |                            |                                                    |                             |
|-------------------------------------------|----------------------------|----------------------------------------------------|-----------------------------|
| OSC1/CLKIN.....                           | 16                         | Map.....                                           | 19, 20                      |
| OSC2/CLKOUT.....                          | 16                         | Organization.....                                  | 19                          |
| PORTA.....                                | 52                         | Paging.....                                        | 48                          |
| PORTB.....                                | 54                         | Section.....                                       | 19                          |
| PORTC.....                                | 55                         | Programming While In-circuit.....                  | 142                         |
| PORTD.....                                | 57                         | PS2:PS0.....                                       | 36                          |
| PORTE.....                                | 59                         | PSA.....                                           | 36                          |
| RA4/T0CKI.....                            | 16, 52                     | PSPIE.....                                         | 39                          |
| RA5/SS.....                               | 16, 52                     | PSPIF.....                                         | 43                          |
| RB0/INT.....                              | 16, 54                     | Pull-ups.....                                      | 53                          |
| RB6.....                                  | 142                        | PUSH.....                                          | 48                          |
| RB7.....                                  | 142                        | PWM                                                |                             |
| RC0/T1OSI/T1CKI.....                      | 55                         | Block Diagram.....                                 | 80                          |
| RC0/T1OSO/T1CKI.....                      | 16, 55                     | Calculations.....                                  | 81                          |
| RC1/T1OSI.....                            | 55                         | Mode.....                                          | 80                          |
| RC1/T1OSI/CCP2.....                       | 16, 55                     | Output Timing.....                                 | 80                          |
| RC1/T1OSO.....                            | 55                         | PWM Least Significant bits.....                    | 78                          |
| RC2/CCP1.....                             | 16, 55, 56                 |                                                    |                             |
| RC3/SCK/SCL.....                          | 16, 55, 56                 | <b>Q</b>                                           |                             |
| RC4/SDI/SDA.....                          | 16, 55, 56                 | Quadrature Clocks.....                             | 18                          |
| RC5/SDO.....                              | 16, 55, 56                 | Quick-Turnaround-Production.....                   | 7                           |
| RC6/TX/CK.....                            | 16, 55, 56, 105–120        |                                                    |                             |
| RC7/RX/DT.....                            | 16, 55, 56, 105–120        | <b>R</b>                                           |                             |
| RD7/PSP7:RD0/PSP0.....                    | 17, 57                     | R $\overline{W}$ bit.....                          | 84, 89, 96, 100, 101, 102   |
| RE0/ $\overline{RD}$ .....                | 17, 59, 61                 | RA0 pin.....                                       | 51                          |
| RE1/ $\overline{WR}$ .....                | 17, 59, 61                 | RA1 pin.....                                       | 51                          |
| RE2/ $\overline{CS}$ .....                | 17, 59, 61                 | RA2 pin.....                                       | 51                          |
| SCK.....                                  | 86–88                      | RA3 pin.....                                       | 51                          |
| SDI.....                                  | 86–88                      | RA4/T0CKI pin.....                                 | 51                          |
| SDO.....                                  | 86–88                      | RA5 pin.....                                       | 51                          |
| SS.....                                   | 86–88                      | RB Port Change Interrupt Enable bit, RBIE.....     | 37                          |
| V $\overline{DD}$ .....                   | 17                         | RB Port Change Interrupt Flag bit, RBIF.....       | 37                          |
| V $\overline{SS}$ .....                   | 17                         | RB0.....                                           | 54                          |
| PIR1.....                                 | 24, 26, 28, 30, 32, 34     | RB0/INT.....                                       | 138                         |
| PIR2.....                                 | 24, 26, 28, 30, 32, 34     | RB0/INT External Interrupt Enable bit, INTE.....   | 37                          |
| POP.....                                  | 48                         | RB0/INT External Interrupt Flag bit, INTF.....     | 37                          |
| POR.....                                  | 47, 131                    | RB1.....                                           | 54                          |
| POR Time-Out Sequence on Power-Up.....    | 134                        | RB2.....                                           | 54                          |
| Port RB Interrupt.....                    | 53                         | RB3.....                                           | 54                          |
| PORTA.....                                | 24, 26, 28, 30, 32, 34, 51 | RB4.....                                           | 53                          |
| PORTB.....                                | 24, 26, 28, 30, 32, 34, 53 | RB5.....                                           | 53                          |
| PORTB Interrupt on Change.....            | 138                        | RB6.....                                           | 53                          |
| PORTB Pull-up Enable bit, RBPU.....       | 36                         | RB7.....                                           | 53                          |
| PORTC.....                                | 24, 26, 28, 30, 32, 34, 55 | RBIE.....                                          | 37                          |
| PORTD.....                                | 24, 26, 28, 30, 32, 34, 57 | RBIF.....                                          | 37                          |
| PORTE.....                                | 24, 26, 28, 30, 32, 34, 58 | RBPU.....                                          | 36, 53                      |
| Ports                                     |                            | RC Oscillator.....                                 | 130                         |
| Bi-directional.....                       | 60                         | RCIE.....                                          | 39                          |
| I/O Programming Considerations.....       | 60                         | RCIF.....                                          | 42                          |
| PORTA.....                                | 16                         | RCREG.....                                         | 24, 26, 28, 30, 32, 34      |
| PORTB.....                                | 16                         | RCSTA.....                                         | 24, 26, 28, 30, 32, 34, 106 |
| PORTC.....                                | 16                         | RCV_MODE.....                                      | 104                         |
| PORTD.....                                | 17                         | Read Only Memory.....                              | 7                           |
| PORTE.....                                | 17                         | Read/Write bit Information, R $\overline{W}$ ..... | 84, 89                      |
| Successive Operations on an I/O Port..... | 60                         | Receive and Control Register.....                  | 106                         |
| Power/Control Status Register, PCON.....  | 130                        | Receive Overflow Detect bit, SSPOV.....            | 85                          |
| Power-down bit.....                       | 35                         | Receive Overflow Indicator bit, SSPOV.....         | 90                          |
| Power-down Mode.....                      | 141                        | Register Bank Select bit, Indirect.....            | 35                          |
| Power-on Reset (POR).....                 | 129                        | Register Bank Select bits. Direct.....             | 35                          |
| Power-on Reset Status bit, POR.....       | 47                         |                                                    |                             |
| Power-up Timer (PWRT).....                | 123, 129                   |                                                    |                             |
| PR2.....                                  | 25, 27, 29, 31, 33, 34     |                                                    |                             |
| Prescaler.....                            | 68                         |                                                    |                             |
| Prescaler Assignment bit, PSA.....        | 36                         |                                                    |                             |
| Prescaler Rate Select bits, PS2:PS0.....  | 36                         |                                                    |                             |
| PRO MATE Universal Programmer.....        | 159                        |                                                    |                             |
| Program Memory                            |                            |                                                    |                             |