

Welcome to E-XFL.COM

# What is "Embedded - Microcontrollers"?

"Embedded - Microcontrollers" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

Applications of "<u>Embedded -</u> <u>Microcontrollers</u>"

# Details

E·XFI

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	7KB (4K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	192 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	https://www.e-xfl.com/product-detail/microchip-technology/pic16lc65at-04i-pt

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# 1.0 GENERAL DESCRIPTION

The PIC16CXX is a family of low-cost, high-performance, CMOS, fully-static, 8-bit microcontrollers.

All PIC16/17 microcontrollers employ an advanced RISC architecture. The PIC16CXX microcontroller family has enhanced core features, eight-level deep stack, and multiple internal and external interrupt sources. The separate instruction and data buses of the Harvard architecture allow a 14-bit wide instruction word with separate 8-bit wide data. The two stage instruction pipeline allows all instructions to execute in a single cycle, except for program branches (which require two cycles). A total of 35 instructions (reduced instruction set) are available. Additionally, a large register set gives some of the architectural innovations used to achieve a very high performance.

PIC16CXX microcontrollers typically achieve a 2:1 code compression and a 4:1 speed improvement over other 8-bit microcontrollers in their class.

The **PIC16C61** device has 36 bytes of RAM and 13 I/O pins. In addition a timer/counter is available.

The **PIC16C62/62A/R62** devices have 128 bytes of RAM and 22 I/O pins. In addition, several peripheral features are available, including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI<sup>TM</sup>) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus.

The **PIC16C63/R63** devices have 192 bytes of RAM, while the **PIC16C66** has 368 bytes. All three devices have 22 I/O pins. In addition, several peripheral features are available, including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit ( $I^2C$ ) bus. The Universal Synchronous Asynchronous Receiver Transmitter (USART) is also know as a Serial Communications Interface or SCI.

The **PIC16C64/64A/R64** devices have 128 bytes of RAM and 33 I/O pins. In addition, several peripheral features are available, including: three timer/counters, one Capture/Compare/PWM module and one serial port. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. An 8-bit Parallel Slave Port is also provided.

The **PIC16C65/65A/R65** devices have 192 bytes of RAM, while the **PIC16C67** has 368 bytes. All four devices have 33 I/O pins. In addition, several peripheral features are available, including: three timer/counters, two Capture/Compare/PWM modules and two serial ports. The Synchronous Serial Port can be configured as either a 3-wire Serial Peripheral Interface (SPI) or the two-wire Inter-Integrated Circuit (I<sup>2</sup>C) bus. The Universal Synchronous Asynchronous Receiver Transmit-

ter (USART) is also known as a Serial Communications Interface or SCI. An 8-bit Parallel Slave Port is also provided.

The PIC16C6X device family has special features to reduce external components, thus reducing cost, enhancing system reliability and reducing power consumption. There are four oscillator options, of which the single pin RC oscillator provides a low-cost solution, the LP oscillator minimizes power consumption, XT is a standard crystal, and the HS is for High Speed crystals. The SLEEP (power-down) mode offers a power saving mode. The user can wake the chip from SLEEP through several external and internal interrupts, and resets.

A highly reliable Watchdog Timer with its own on-chip RC oscillator provides protection against software lockup.

A UV erasable CERDIP packaged version is ideal for code development, while the cost-effective One-Time-Programmable (OTP) version is suitable for production in any volume.

The PIC16C6X family fits perfectly in applications ranging from high-speed automotive and appliance control to low-power remote sensors, keyboards and telecom processors. The EPROM technology makes customization of application programs (transmitter codes, motor speeds, receiver frequencies, etc.) extremely fast and convenient. The small footprint packages make this microcontroller series perfect for all applications with space limitations. Low-cost, low-power, high performance, ease-of-use, and I/O flexibility make the PIC16C6X very versatile even in areas where no microcontroller use has been considered before (e.g. timer functions, serial communication, capture and compare, PWM functions, and co-processor applications).

### 1.1 Family and Upward Compatibility

Those users familiar with the PIC16C5X family of microcontrollers will realize that this is an enhanced version of the PIC16C5X architecture. Please refer to Appendix A for a detailed list of enhancements. Code written for PIC16C5X can be easily ported to PIC16CXX family of devices (Appendix B).

### 1.2 Development Support

PIC16C6X devices are supported by the complete line of Microchip Development tools.

Please refer to Section 15.0 for more details about Microchip's development tools.

### 5.5 PORTE and TRISE Register

## Applicable Devices

### 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

PORTE has three pins, RE2/CS, RE1/WR, and RE0/RD which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). In this mode the input buffers are TTL.

Figure 5-9 shows the TRISE register, which controls the parallel slave port operation and also controls the direction of the PORTE pins.

### FIGURE 5-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)



### FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1	
IBF	OBF	IBOV	PSPMODE	_	bit2	bit1	bit0	R = Readable bit
bit7							bitO	W = Writable bit U = Unimplemented bit, read as '0' - n = Value at POR reset
bit 7 :	<b>IBF:</b> Input 1 = A word 0 = No wor	Buffer Full has been d has beer	Status bit received and n received	is waiting t	o be read by	the CPU		
bit 6:	<b>OBF</b> : Outp 1 = The ou 0 = The ou	out Buffer F Itput buffer Itput buffer	ull Status bit still holds a p has been rea	reviously w d	ritten word			
bit 5:	<b>IBOV</b> : Input 1 = A write 0 = No over	t Buffer Ov occurred v rflow occu	verflow Detect when a previo rred	bit (in mic) usly input v	roprocessor i word has not	node) been read	(must be cle	ared in software)
bit 4:	PSPMODE 1 = Paralle 0 = Genera	E: Parallel S I slave por al purpose	Slave Port Mo t mode I/O mode	de Select k	bit			
bit 3:	Unimplem	ented: Re	ad as '0'					
	PORTE D	ata Direc	ction Bits					
bit 2:	<b>Bit2</b> : Direct 1 = Input 0 = Output	tion Contro	ol bit for pin R	E2/CS				
bit 1:	Bit1: Direc 1 = Input 0 = Output	tion Contro	ol bit for pin R	E1/WR				
bit 0:	<b>Bit0</b> : Direc 1 = Input 0 = Output	tion Contro	ol bit for pin R	E0/RD				

#### 7.0 TIMER0 MODULE

#### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The Timer0 module has the following features:

- 8-bit timer/counter register, TMR0
  - Read and write capability
  - Interrupt on overflow from FFh to 00h
- 8-bit software programmable prescaler
- Internal or external clock select
- Edge select for external clock

Figure 7-1 is a simplified block diagram of the Timer0 module.

Timer mode is selected by clearing bit T0CS (OPTION<5>). In timer mode, the Timer0 module will increment every instruction cycle (without prescaler). If TMR0 register is written, the increment is inhibited for the following two instruction cycles (Figure 7-2 and Figure 7-3). The user can work around this by writing an adjusted value to the TMR0 register.

Counter mode is selected by setting bit TOCS. In this mode, Timer0 will increment either on every rising or falling edge of pin RA4/T0CKI. The incrementing edge is determined by the source edge select bit T0SE (OPTION<4>). Clearing bit TOSE selects the rising edge. Restrictions on the external clock input are discussed in detail in Section 7.2.

The prescaler is mutually exclusively shared between the Timer0 module and the Watchdog Timer. The prescaler assignment is controlled in software by control bit PSA (OPTION<3>). Clearing bit PSA will assign the prescaler to the Timer0 module. The prescaler is not readable or writable. When the prescaler is assigned to the Timer0 module, prescale values of 1:2, 1:4, ..., 1:256 are selectable. Section 7.3 details the operation of the prescaler.

#### 7.1 TMR0 Interrupt

### Applicable Devices

61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

The TMR0 interrupt is generated when the register (TMR0) overflows from FFh to 00h. This overflow sets interrupt flag bit T0IF (INTCON<2>). The interrupt can be masked by clearing enable bit T0IE (INTCON<5>). Flag bit T0IF must be cleared in software by the TImer0 interrupt service routine before re-enabling this interrupt. The TMR0 interrupt cannot wake the processor from SLEEP since the timer is shut off during SLEEP. Figure 7-4 displays the Timer0 interrupt timing.



#### FIGURE 7-2: TIMER0 TIMING: INTERNAL CLOCK/NO PRESCALER



### 10.3 PWM Mode

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

In Pulse Width Modulation (PWM) mode, the CCP1 pin produces up to a 10-bit resolution PWM output. Since the CCP1 pin is multiplexed with the PORTC data latch, the TRISC<2> bit must be cleared to make the CCP1 pin an output.

Note: Clearing the CCP1CON register will force the CCP1 PWM output latch to the default low level. This is not the PORTC I/O data latch.

Figure 10-4 shows a simplified block diagram of the CCP module in PWM mode.

For a step by step procedure on how to set up the CCP module for PWM operation, see Section 10.3.3.

### FIGURE 10-4: SIMPLIFIED PWM BLOCK DIAGRAM



A PWM output (Figure 10-5) has a time base (period) and a time that the output stays high (duty cycle). The frequency of the PWM is the inverse of the period (1/period).

### FIGURE 10-5: PWM OUTPUT



### 10.3.1 PWM PERIOD

The PWM period is specified by writing to the PR2 register. The PWM period can be calculated using the following formula:

PWM period = [(PR2) + 1] • 4 • TOSC • (TMR2 prescale value)

PWM frequency is defined as 1 / [PWM period].

When TMR2 is equal to PR2, the following three events occur on the next increment cycle:

- TMR2 is cleared
- The PWM duty cycle is latched from CCPR1L into CCPR1H
- The CCP1 pin is set (exception: if PWM duty cycle = 0%, the CCP1 pin will not be set)

Note:	The Timer2 postscaler (see Section 9.1) is
	not used in the determination of the PWM
	frequency. The postscaler could be used to
	have a servo update rate at a different fre-
	quency than the PWM output.

### 10.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the CCPR1L register and to the CCP1CON<5:4> bits. Up to 10-bit resolution is available: the CCPR1L contains the eight MSbs and the CCP1CON<5:4> contains the two LSbs. This 10-bit value is represented by CCPR1L:CCP1CON<5:4>. The following equation is used to calculate the PWM duty cycle in time:

#### PWM duty cycle = (CCPR1L:CCP1CON<5:4>) • Tosc • (TMR2 prescale value)

CCPR1L and CCP1CON<5:4> can be written to at any time, but the duty cycle value is not latched into CCPR1H until after a match between PR2 and TMR2 occurs (i.e., the period is complete). In PWM mode, CCPR1H is a read-only register.

The CCPR1H register and a 2-bit internal latch are used to double buffer the PWM duty cycle. This double buffering is essential for glitchless PWM operation.

When the CCPR1H and 2-bit latch match TMR2 concatenated with an internal 2-bit Q clock or 2 bits of the TMR2 prescaler, the CCP1 pin is cleared.

Maximum PWM resolution (bits) for a given PWM frequency:

$$= \frac{\log\left(\frac{FOSC}{FPWM}\right)}{\log(2)} \quad \text{bits}$$

Note: If the PWM duty cycle value is longer than the PWM period the CCP1 pin will not be forced to the low level.

### 11.2 <u>SPI Mode for PIC16C62/62A/R62/63/</u> R63/64/64A/R64/65/65A/R65

This section contains register definitions and operational characteristics of the SPI module for the PIC16C62, PIC16C62A, PIC16CR62, PIC16C63, PIC16CR63, PIC16C64A, PIC16CR64, PIC16CR64, PIC16C65, PIC16C65A, PIC16CR65.

### FIGURE 11-1: SSPSTAT: SYNC SERIAL PORT STATUS REGISTER (ADDRESS 94h)

U-0	U-0	R-0	R-0	R-0	R-0	R-0	R-0							
—		D/A	Р	S	R/W	UA	BF	R = Readable bit						
bit7							bit0	W = Writable bit						
								as '0'						
								- n =Value at POR reset						
bit 7-6:	Unimp	emented	Read as	'0'										
bit 5:	D/A: Da	ata/Addres	s bit (I <sup>2</sup> C	mode only)										
	1 = Indicates that the last byte received or transmitted was data 0 = Indicates that the last byte received or transmitted was address													
hit 4	P. Ston	bit (I <sup>2</sup> C m	nde only	This bit is c	leared when	the SSP n	nodule is disa	abled SSPEN is cleared)						
ын 4.	1 = Indi	cates that	a stop bit	has been	detected last	(this bit is	'0' on RESET	)						
	0 = Sto	p bit was ı	not detecte	ed last										
bit 3:	S: Start	S: Start bit (I <sup>2</sup> C mode only. This bit is cleared when the SSP module is disabled, SSPEN is cleared)												
	1 = Indicates that a start bit has been detected last (this bit is '0' on RESET)													
hit 2.	U = Start bit was not detected last $P\overline{W} = P P P P P P P P P P P P P P P P P P $													
DR E.	This bit	holds the	R/W bit i	nformation	following the	ast addre	ess match. Th	nis bit is valid from the address						
	match t	o the next	start bit, s	stop bit, or	ACK bit.									
	1 = Rea 0 = Wri	ad te												
hit 1·		 date Addr	ess (10-hi	t I <sup>2</sup> C mode	only)									
2.1.11	1 = Indi	cates that	the user i	needs to up	date the add	dress in the	SSPADD reg	gister						
	0 = Adc	lress does	s not need	to be upda	ited									
bit 0:	BF: But	fer Full St	atus bit											
	Receive	e (SPI and	I I <sup>2</sup> C mode	es)										
	1 = Rec 0 - Rec	ceive com	plete, SSP	'BUF is tull SSPRLIE is	emntv									
	Transm	it (I <sup>2</sup> C mo	de only)	001 001 13	Subry									
	1 = Trai	nsmit in pr	ogress, S	SPBUF is f	ull									
	0 = Trai	nsmit com	plete, SSF	PBUF is err	pty									

Register															Power-on Reset Brown-out Reset	MCLR Reset during: – normal operation – SLEEP WDT Reset	Wake-up via interrupt or WDT Wake-up
W	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
INDF	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	N/A	N/A	N/A
TMR0	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000h	0000h	PC + 1 <sup>(2)</sup>
STATUS	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0001 1xxx	000q quuu <b>(3)</b>	uuuq quuu <b>(3)</b>
FSR	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
DODTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	x xxxx	u uuuu	u uuuu
PORTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xx xxxx	uu uuuu	uu uuuu
PORTB	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTC	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTD	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
PORTE	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxx	uuu	uuu
PCLATH	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0 0000	0 0000	u uuuu
INTCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 000x	0000 000u	uuuu uuuu <b>(1)</b>
PIR1	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00 0000	00 0000	uu uuuu <b>(1)</b>
	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu <b>(1)</b>
PIR2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0	0	u(2)
TMR1L	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
TMR1H	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
T1CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00 0000	uu uuuu	uu uuuu
TMR2	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
T2CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	-000 0000	-000 0000	-uuu uuuu
SSPBUF	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
SSPCON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
CCPR1L	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR1H	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP1CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	00 0000	00 0000	uu uuuu
RCSTA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	x000 -00x	x00-0000	uuuu -uuu
TXREG	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
RCREG	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
CCPR2L	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCPR2H	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	xxxx xxxx	uuuu uuuu	uuuu uuuu
CCP2CON	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	0000 0000	0000 0000	uuuu uuuu
OPTION	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111 1111	1111 1111	uuuu uuuu
	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1 1111	1 1111	u uuuu
TRISA	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	11 1111	11 1111	uu uuuu
TRISB	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111 1111	1111 1111	uuuu uuuu
TRISC	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67	1111 1111	1111 1111	uuuu uuuu

TABLE 13-12: INITIALIZATION CONDITIONS FOR ALL REGISTERS

Legend: u = unchanged, x = unknown, - = unimplemented bit read as '0', q = value depends on condition.

Note 1: One or more bits in INTCON, PIR1 and/or PIR2 will be affected (to cause wake-up).

2: When the wake-up is due to an interrupt and the global enable bit, GIE is set, the PC is loaded with the interrupt vector (0004h) after execution of PC + 1.

3: See Table 13-10 and Table 13-11 for reset value for specific conditions.

BTFSS	Bit Test	f, Skip if s	Set		CALL	Call Sub	routine			
Syntax:	[ <i>label</i> ] B	FSS f,b			Syntax:	[ label ]	CALL k	[		
Operands:	$0 \le f \le 12$	27			Operands:	$0 \le k \le 2$	047			
	0 ≤ b < 7				Operation:	(PC)+ 1-	→ TOS.			
Operation:	skip if (f<	:b>) = 1				$k \rightarrow PC < 10:0>,$				
Status Affected:	None					$(PCLATH{<}4:3{>}) \rightarrow PC{<}12:11$				
Encoding:	01	01 11bb bfff ffff		Status Affected:	None					
Description:	If bit 'b' in	register 'f' i	s '0' then t	he next	Encoding:	10	0kkk	kkkk	kkkk	
Words:	If bit 'b' is '1', then the next instruction is discarded and a NOP is executed instead, making this a 2Tcy instruction.			Description:	Call Subro (PC+1) is eleven bit into PC bi the PC are	butine. Firs pushed or immediate ts <10:0>. e loaded fr	t, return ac to the stac address is The upper om PCLAT	ddress k. The s loaded bits of H. CALL		
Cycles:	1(2)					is a two cy	cle instruc	ction.		
O Cuelo Activitur	·( <u></u> )	00	02	04	Words:	1				
Q Cycle Activity.		Q2	03	Q4	Cycles:	2				
	Decode	register 'f'	data	No- Operation	Q Cycle Activity:	Q1	Q2	Q3	Q4	
If Skip:	(2nd Cyc	le)			1st Cycle	Decode	Read literal 'k',	Process data	Write to PC	
	Q1	Q2	Q3	Q4			Push PC to Stack			
	No- Operation	No- Operation	No- Operation	No- Operation	2nd Cycle	No- Operation	No- Operation	No- Operation	No- Operation	
Example	HERE	BTFSC	FLAG,1	CODE	Example	HERE	CALL	THERE		
	TRUE	•	1100200	_0022		Before Ir	struction			
		•					PC = A	ddress HE	RE	
		•				After Ins	truction	ddroee TU	TDT	
	Before Ir	Istruction	addroco T				TOS = A	ddress HE	RE+1	
	After Inst	ruction	address i	IERE						
	/	if FLAG<1:	> = 0,							
		PC =	address F	ALSE						
		it FLAG<1: PC =	> = 1, address ™	RIIR						









Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67





### TABLE 17-6: CAPTURE/COMPARE/PWM REQUIREMENTS (CCP1)

Parameter No.	Sym	Characteristic			Min	Тур†	Max	Units	Conditions
50*	TccL	CCP1	No Prescaler		0.5Tcy + 20	—	—	ns	
		input low time	With Prescaler	PIC16 <b>C</b> 62/64	10	—	_	ns	
				PIC16 <b>LC</b> 62/64	20	—	_	ns	
51*	TccH	CCP1	No Prescaler		0.5Tcy + 20	—	_	ns	
	input high time		With Prescaler	PIC16 <b>C</b> 62/64	10	—	_	ns	
				PIC16 <b>LC</b> 62/64	20	—	_	ns	
52*	TccP	CCP1 input period			<u>3Tcy + 40</u> N	-	-	ns	N = prescale value (1,4 or 16)
53	TccR	CCP1 output rise time	е	PIC16 <b>C</b> 62/64	_	10	25	ns	
				PIC16 <b>LC</b> 62/64	—	25	45	ns	
54	TccF	CCP1 output fall time	•	PIC16 <b>C</b> 62/64	_	10	25	ns	
				PIC16LC62/64	_	25	45	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

NOTES:

Applicable Devices	61	62	62A	<b>B62</b>	63	<b>B63</b>	64	64A	<b>B64</b>	65	65A	<b>B65</b>	66	67
	• •		<b>UL</b> , .		00		• •	• • • •		~~			00	•••

		Standard Operating Conditions (unless otherwise stated)									
		Operatio	na tomnor	ature	-40°	C < '	$T_{\Lambda} < \pm 125^{\circ}C$ for extended				
		operadi	ig temper	ature	/ +0 /0º	c	$T_{A} \leq 1.95^{\circ}C$ for industrial and				
DC CH/	ARACTERISTICS				$-40 \text{ C} \leq \text{IA} \leq +60 \text{ C}$ for non-monstel						
		<b>•</b>	Operating voltage Vpp range as described in DC area Section 19.1.								
		Operatin	ng voltage	VDL	range as	descri	bed in DC spec Section 18.1 and				
		Section	18.2			-					
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions				
No.				1							
	Output High Voltage										
D090	I/O ports (Note 3)	VOH	VDD-0.7	-	-	V	IOH = -3.0 mA, VDD = 4.5V,				
							-40°C to +85°C				
D090A			VDD-0.7	-	-	V	IOH = -2.5 mA, VDD = 4.5V,				
							-40°C to +125°C				
D092	OSC2/CLKOUT (RC osc config)		VDD-0.7	-	-	v	IOH = -1.3 mA, VDD = 4.5V,				
							-40°C to +85°C				
D092A			VDD-0.7	-	-	v	IOH = -1.0 mA, VDD = 4.5V,				
							-40°C to +125°C				
D150*	Open-Drain High Voltage	Vod	-	-	14	V	RA4 pin				
	Capacitive Loading Specs on Out-										
	put Pins										
D100	OSC2 pin	Cosc <sub>2</sub>	-	-	15	pF	In XT, HS and LP modes when				
							external clock is used to drive				
							OSC1.				
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF					
D102	SCL, SDA in I <sup>2</sup> C mode	Cb	-	-	400	pF					

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.



# FIGURE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER AND POWER-UP TIMER TIMING

### FIGURE 18-5: BROWN-OUT RESET TIMING



### TABLE 18-4: RESET, WATCHDOG TIMER, OSCILLATOR START-UP TIMER, POWER-UP TIMER, AND BROWN-OUT RESET REQUIREMENTS

Parameter	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
NO.							
30	TmcL	MCLR Pulse Width (low)	2	—	-	μs	VDD = 5V, -40°C to +125°C
31*	Twdt	Watchdog Timer Time-out Period (No Prescaler)	7	18	33	ms	VDD = 5V, -40°C to +125°C
32	Tost	Oscillation Start-up Timer Period	—	1024Tosc		-	TOSC = OSC1 period
33*	Tpwrt	Power-up Timer Period	28	72	132	ms	VDD = 5V, -40°C to +125°C
34	Tıoz	I/O Hi-impedance from MCLR Low or WDT Reset	—	—	2.1	μs	
35	TBOR	Brown-out Reset Pulse Width	100	—	_	μs	$VDD \le BVDD$ (param. D005)

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

### 20.1 DC Characteristics: PIC16C63/65A-04 (Commercial, Industrial, Extended) PIC16C63/65A-10 (Commercial, Industrial, Extended) PIC16C63/65A-20 (Commercial, Industrial, Extended)

DC CH	ARACTERISTICS	<b>Standaı</b> Operatir	r <b>d Ope</b> i ng temp	r <b>ating</b> berature	Condi e -40 -40 0°0	tions (ι )°C ≤ )°C ≤ C ≤	unless otherwise stated) $\leq TA \leq +125^{\circ}C$ for extended, $\leq TA \leq +85^{\circ}C$ for industrial and $\leq TA \leq +70^{\circ}C$ for commercial
Param No.	Characteristic	Sym	Min	Тур†	Max	Units	Conditions
D001 D001A	Supply Voltage	Vdd	4.0 4.5	-	6.0 5.5	V V	XT, RC and LP osc configuration HS osc configuration
D002*	RAM Data Retention Voltage (Note 1)	Vdr	-	1.5	-	V	
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	Vss	-	V	See section on Power-on Reset for details
D004*	VDD rise rate to ensure internal Power-on Reset signal	Svdd	0.05	-	-	V/ms	See section on Power-on Reset for details
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN configuration bit is enabled
			3.7	4.0	4.4	V	Extended Range Only
D010	Supply Current (Note 2, 5)	IDD	-	2.7	5	mA	XT, RC, osc config Fosc = 4 MHz, VDD = 5.5V (Note 4)
D013			-	10	20	mA	HS osc config FOSC = 20 MHz, VDD = 5.5V
D015*	Brown-out Reset Current (Note 6)	$\Delta$ IBOR	-	350	425	μA	BOR enabled, VDD = 5.0V
D020 D021 D021A D021B	Power-down Current (Note 3, 5)	IPD	- - -	10.5 1.5 1.5 2.5	42 16 19 19	μΑ μΑ μΑ μΑ	VDD = 4.0V, WDT enabled,-40°C to +85°C VDD = 4.0V, WDT disabled,-0°C to +70°C VDD = 4.0V, WDT disabled,-40°C to +85°C VDD = 4.0V, WDT disabled,-40°C to +125°C
D023*	Brown-out Reset Current (Note 6)	AIBOR	-	350	425	μA	BOR enabled, VDD = 5.0V

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

 $\overline{MCLR} = VDD$ ; WDT enabled/disabled as specified.

3: The power down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula Ir = VDD/2Rext (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 μA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The ∆ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

		Standard Operating Conditions (unless otherwise stated)									
		Operatir	ng temper	ature	-40°C	) ≤ T.	$A \le +85^{\circ}C$ for industrial and				
DC CHA	RACTERISTICS				0°C	≤ T.	$A \le +70^{\circ}C$ for commercial				
		Operatir	ng voltage	Vdd	range as o	describ	ed in DC spec Section 21.1 and				
		Section	21.2								
Param	Characteristic	Sym	Min	Тур	Max	Units	Conditions				
No.				†							
	Capacitive Loading Specs on Out-										
	put Pins										
D100	OSC2 pin	Cosc2	-	-	15	pF	In XT, HS and LP modes when				
							external clock is used to drive				
							OSC1.				
D101	All I/O pins and OSC2 (in RC mode)	Cio	-	-	50	pF					
D102	SCL, SDA in I <sup>2</sup> C mode	Cb	-	-	400	pF					
* т	le a calendar de la compaña		امما								

These parameters are characterized but not tested.

t Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: In RC oscillator configuration, the OSC1/CLKIN pin is a Schmitt Trigger input. It is not recommended that the PIC16C6X be driven with external clock in RC mode.

2: The leakage current on the MCLR/VPP pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

3: Negative current is defined as current sourced by the pin.

## 21.5 <u>Timing Diagrams and Specifications</u>

### FIGURE 21-2: EXTERNAL CLOCK TIMING



### TABLE 21-2: EXTERNAL CLOCK TIMING REQUIREMENTS

Param No	Sym	Characteristic	Min	Тур†	Max	Units	Conditions
	Faaa	External CLKIN Errorugnov	DC		4		VT and DC age made
	FUSC	(Note 1)	DC	_	4		
			DC	_	4	MHZ	HS osc mode (-04)
			DC	_	10	MHZ	HS osc mode (-10)
			DC	_	20	MHZ	HS osc mode (-20)
			DC	_	200	kHz	LP osc mode
		Oscillator Frequency	DC	—	4	MHz	RC osc mode
		(Note 1)	0.1	—	4	MHz	XT osc mode
			4	—	20	MHz	HS osc mode
			5	—	200	kHz	LP osc mode
1	Tosc	External CLKIN Period	250	—	—	ns	XT and RC osc mode
		(Note 1)	250	—	—	ns	HS osc mode (-04)
			100	—	—	ns	HS osc mode (-10)
			50	_	_	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
		Oscillator Period	250	_	—	ns	RC osc mode
		(Note 1)	250	_	10,000	ns	XT osc mode
			250	_	250	ns	HS osc mode (-04)
			100	_	250	ns	HS osc mode (-10)
			50	_	250	ns	HS osc mode (-20)
			5	_	_	μs	LP osc mode
2	TCY	Instruction Cycle Time (Note 1)	200	Тсү	DC	ns	Tcy = 4/Fosc
3*	TosL,	External Clock in (OSC1) High or	100	_	—	ns	XT oscillator
	TosH	Low Time	2.5	_	_	μs	LP oscillator
			15	—	—	ns	HS oscillator
4*	TosR,	External Clock in (OSC1) Rise or	—	_	25	ns	XT oscillator
	TosF	Fall Time	—	—	50	ns	LP oscillator
			-	—	15	ns	HS oscillator

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: Instruction cycle period (TcY) equals four times the input oscillator time-base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKIN pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

# Applicable Devices 61 62 62A R62 63 R63 64 64A R64 65 65A R65 66 67

### FIGURE 21-3: CLKOUT AND I/O TIMING



TABLE 21-3: CLKOUT AND I/O TIMING REQUIREMENT
---

Param	Sym	Characteristic	<	Min	Typt	Max	Units	Conditions
No.				$\langle - \rangle \langle$	$\sum$			
10*	TosH2ckL	OSC1↑ to CLKOUT↓		$\langle \mathcal{F} \rangle$	75	200	ns	Note 1
11*	TosH2ckH	OSC1↑ to CLKOUT↑			75	200	ns	Note 1
12*	TckR	CLKOUT rise time	$\sim  V $	$\searrow$	35	100	ns	Note 1
13*	TckF	CLKOUT fall time	$\sum$	> -	35	100	ns	Note 1
14*	TckL2ioV	CLKOUT $\downarrow$ to Port out valid $\land$	$   _{A} _{\wedge}$	[ _		0.5TCY + 20	ns	Note 1
15*	TioV2ckH	Port in valid before CLKOUT	$///\sim$	Tosc + 200	-	—	ns	Note 1
16*	TckH2iol	Port in hold after CLKOUT ↑	$\overline{\langle \langle \rangle}$	0	I	_	ns	Note 1
17*	TosH2ioV	OSC1 <sup>↑</sup> (Q1 cycle) to Port out val	id 🔪	—	50	150	ns	
18*	TosH2ioI	OSC1↑ (Q2 cycle) to Port input	P1C16CR63/R65	100		_	ns	
		invalid (I/O in hold time)	PIC16LCR63/R65	200		_	ns	
19*	TioV2osH	Port input valid to OSC11 (I/Q in	setup time)	0	_	—	ns	
20*	TioR	Port output rise time	PIC16CR63/R65	—	10	40	ns	
		$\frown$	PIC16LCR63/R65	_	-	80	ns	
21*	TioF	Port output fall time	PIC16CR63/R65	_	10	40	ns	
	$\langle$	$\langle \rangle \rangle$	PIC16LCR63/R65	—		80	ns	
22††*	Tinp	INT pin high or low time		Тсү	-	_	ns	
23††*	Trbp	RB7:RB2 change INT high or low	time	Тсү	_	—	ns	

These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

t† These parameters are asynchronous events not related to any internal clock edge.

Note 1: Measurements are taken in RC Mode where CLKOUT output is 4 x Tosc.



## 24.3 40-Lead Plastic Dual In-line (600 mil) (P)

Package Group: Plastic Dual In-Line (PLA)								
	Millimeters			rs Inches				
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
А	-	5.080		_	0.200			
A1	0.381	_		0.015	_			
A2	3.175	4.064		0.125	0.160			
В	0.355	0.559		0.014	0.022			
B1	1.270	1.778	Typical	0.050	0.070	Typical		
С	0.203	0.381	Typical	0.008	0.015	Typical		
D	51.181	52.197		2.015	2.055			
D1	48.260	48.260	Reference	1.900	1.900	Reference		
E	15.240	15.875		0.600	0.625			
E1	13.462	13.970		0.530	0.550			
e1	2.489	2.591	Typical	0.098	0.102	Typical		
eA	15.240	15.240	Reference	0.600	0.600	Reference		
eB	15.240	17.272		0.600	0.680			
L	2.921	3.683		0.115	0.145			
N	40	40		40	40			
S	1.270	-		0.050	_			
S1	0.508	-		0.020	_			

# 24.6 18-Lead Ceramic CERDIP Dual In-line with Window (300 mil) (JW)

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Package Group: Ceramic CERDIP Dual In-Line (CDP)								
	Millimeters				Inches			
Symbol	Min	Max	Notes	Min	Max	Notes		
α	0°	10°		0°	10°			
А		5.080			0.200			
A1	0.381	1.778		0.015	0.070			
A2	3.810	4.699		0.150	0.185			
A3	3.810	4.445		0.150	0.175			
В	0.355	0.585		0.014	0.023			
B1	1.270	1.651	Typical	0.050	0.065	Typical		
С	0.203	0.381	Typical	0.008	0.015	Typical		
D	22.352	23.622		0.880	0.930			
D1	20.320	20.320	Reference	0.800	0.800	Reference		
E	7.620	8.382		0.300	0.330			
E1	5.588	7.874		0.220	0.310			
e1	2.540	2.540	Reference	0.100	0.100	Reference		
eA	7.366	8.128	Typical	0.290	0.320	Typical		
eB	7.620	10.160		0.300	0.400			
L	3.175	3.810		0.125	0.150			
N	18	18		18	18			
S	0.508	1.397		0.020	0.055			
S1	0.381	1.270		0.015	0.050			

# F.7 PIC16C7XX Family of Devces

		PIC16C710	PIC16C71	PIC16C711	PIC16C715	PIC16C72	PIC16CR72 <sup>(1)</sup>
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
	EPROM Program Memory (x14 words)	512	1K	1K	2К	2К	—
Memory	ROM Program Memory (14K words)	_	_	_	_	_	2К
	Data Memory (bytes)	36	36	68	128	128	128
	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/ PWM Module(s)	_	—	_	_	1	1
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	_	_	_	_	SPI/I <sup>2</sup> C	SPI/I <sup>2</sup> C
	Parallel Slave Port	_	_	_	_	_	—
	A/D Converter (8-bit) Channels	4	4	4	4	5	5
	Interrupt Sources	4	4	4	4	8	8
	I/O Pins	13	13	13	13	22	22
	Voltage Range (Volts)	3.0-6.0	3.0-6.0	3.0-6.0	3.0-5.5	2.5-6.0	3.0-5.5
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	—	Yes	Yes	Yes	Yes
	Packages	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin SDIP, SOIC, SSOP	28-pin SDIP, SOIC, SSOP

		PIC16C73A	PIC16C74A	PIC16C76	PIC16C77
Clock	Maximum Frequency of Oper- ation (MHz)	20	20	20	20
Memory	EPROM Program Memory (x14 words)	4K	4K	8K	8K
	Data Memory (bytes)	192	192	368	368
	Timer Module(s)	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2	TMR0, TMR1, TMR2
Peripherals	Capture/Compare/PWM Mod- ule(s)	2	2	2	2
	Serial Port(s) (SPI/I <sup>2</sup> C, USART)	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART	SPI/I <sup>2</sup> C, USART
	Parallel Slave Port	—	Yes	—	Yes
	A/D Converter (8-bit) Channels	5	8	5	8
	Interrupt Sources	11	12	11	12
	I/O Pins	22	33	22	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
Features	In-Circuit Serial Programming	Yes	Yes	Yes	Yes
	Brown-out Reset	Yes	Yes	Yes	Yes
	Packages	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP	28-pin SDIP, SOIC	40-pin DIP; 44-pin PLCC, MQFP, TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability. All PIC16C7XX Family devices use serial programming with clock pin RB6 and data pin RB7.

Note 1: Please contact your local Microchip sales office for availability of these devices.

# F.10 PIC17CXXX Family of Devices

		PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44
Clock	Maximum Frequency of Operation (MHz)	33	33	33	33	33
	EPROM Program Memory (words)	2К	—	4K	—	8K
Memory	ROM Program Memory (words)	-	2К	—	4K	—
	RAM Data Memory (bytes)	232	232	454	454	454
Peripherals	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	2	2	2	2	2
	Serial Port(s) (USART)	Yes	Yes	Yes	Yes	Yes
	Hardware Multiply	Yes	Yes	Yes	Yes	Yes
	External Interrupts	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	11	11	11	11	11
_	I/O Pins	33	33	33	33	33
Features	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	Number of Instructions	58	58	58	58	58
	Packages	40-pin DIP; 44-pin PLCC, MQFP, TQFP				

		PIC17C752	PIC17C756	
Clock	Maximum Frequency of Operation (MHz)	33	33	
	EPROM Program Memory (words)	8K	16K	
Memory	ROM Program Memory (words)	—	—	
	RAM Data Memory (bytes)	454	902	
	Timer Module(s)	TMR0,	TMR0,	
		TMR1,	TMR1,	
Devinherale		TMR2,	TMR2,	
Peripherals		TMR3	TMR3	
	Captures/PWM Module(s)	4/3	4/3	
	Serial Port(s) (USART)	2	2	
	Hardware Multiply	Yes	Yes	
	External Interrupts	Yes	Yes	
	Interrupt Sources	18	18	
	I/O Pins	50	50	
Features	Voltage Range (Volts)	3.0-6.0	3.0-6.0	
	Number of Instructions	58	58	
	Packages	64-pin DIP; 68-pin LCC, 68-pin TQFP	64-pin DIP; 68-pin LCC, 68-pin TQFP	

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.