



Welcome to [E-XFL.COM](#)

#### What is "[Embedded - Microcontrollers](#)"?

"[Embedded - Microcontrollers](#)" refer to small, integrated circuits designed to perform specific tasks within larger systems. These microcontrollers are essentially compact computers on a single chip, containing a processor core, memory, and programmable input/output peripherals. They are called "embedded" because they are embedded within electronic devices to control various functions, rather than serving as standalone computers. Microcontrollers are crucial in modern electronics, providing the intelligence and control needed for a wide range of applications.

#### Applications of "[Embedded - Microcontrollers](#)"

##### Details

Product Status	Obsolete
Core Processor	PIC
Core Size	8-Bit
Speed	4MHz
Connectivity	I <sup>2</sup> C, SPI, UART/USART
Peripherals	Brown-out Detect/Reset, POR, PWM, WDT
Number of I/O	33
Program Memory Size	14KB (8K x 14)
Program Memory Type	OTP
EEPROM Size	-
RAM Size	368 x 8
Voltage - Supply (Vcc/Vdd)	2.5V ~ 6V
Data Converters	-
Oscillator Type	External
Operating Temperature	-40°C ~ 85°C (TA)
Mounting Type	Surface Mount
Package / Case	44-TQFP
Supplier Device Package	44-TQFP (10x10)
Purchase URL	<a href="https://www.e-xfl.com/product-detail/microchip-technology/pic16lc67-04i-pt">https://www.e-xfl.com/product-detail/microchip-technology/pic16lc67-04i-pt</a>

# **PIC16C6X**

#### 4.2.2.2 OPTION REGISTER

Applicable Devices															
61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67		

The OPTION register is a readable and writable register which contains various control bits to configure the TMR0/WDT prescaler, the external INT interrupt, TMR0, and the weak pull-ups on PORTB.

**Note:** To achieve a 1:1 prescaler assignment for TMR0 register, assign the prescaler to the Watchdog Timer.

**FIGURE 4-10: OPTION REGISTER (ADDRESS 81h, 181h)**

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1				
RBPU	INTEDG	T0CS	T0SE	PSA	PS2	PS1	PS0				
bit7				bit0							
bit 7: <b>RBPU</b> : PORTB Pull-up Enable bit											
1 = PORTB pull-ups are disabled											
0 = PORTB pull-ups are enabled by individual port latch values											
bit 6: <b>INTEDG</b> : Interrupt Edge Select bit											
1 = Interrupt on rising edge of RB0/INT pin											
0 = Interrupt on falling edge of RB0/INT pin											
bit 5: <b>T0CS</b> : TMRO Clock Source Select bit											
1 = Transition on RA4/T0CKI pin											
0 = Internal instruction cycle clock (CLKOUT)											
bit 4: <b>T0SE</b> : TMRO Source Edge Select bit											
1 = Increment on high-to-low transition on RA4/T0CKI pin											
0 = Increment on low-to-high transition on RA4/T0CKI pin											
bit 3: <b>PSA</b> : Prescaler Assignment bit											
1 = Prescaler is assigned to the WDT											
0 = Prescaler is assigned to the Timer0 module											
bit 2-0: <b>PS2:PS0</b> : Prescaler Rate Select bits											
Bit Value	TMRO Rate		WDT Rate								
000	1 : 2		1 : 1								
001	1 : 4		1 : 2								
010	1 : 8		1 : 4								
011	1 : 16		1 : 8								
100	1 : 32		1 : 16								
101	1 : 64		1 : 32								
110	1 : 128		1 : 64								
111	1 : 256		1 : 128								

### 5.3 PORTC and TRISC Register

#### Applicable Devices

61|62|62A|R62|63|R63|64|64A|R64|65|65A|R65|66|67

PORTC is an 8-bit wide bi-directional port. Each pin is individually configurable as an input or output through the TRISC register. PORTC is multiplexed with several peripheral functions (Table 5-5). PORTC pins have Schmitt Trigger input buffers.

When enabling peripheral functions, care should be taken in defining TRIS bits for each PORTC pin. Some peripherals override the TRIS bit to make a pin an output, while other peripherals override the TRIS bit to make a pin an input. Since the TRIS bit override is in effect while the peripheral is enabled, read-modify-write instructions (BSF, BCF, XORWF) with TRISC as destination should be avoided. The user should refer to the corresponding peripheral section for the correct TRIS bit settings.

#### EXAMPLE 5-3: INITIALIZING PORTC

```

BCF    STATUS, RP0      ;
BCF    STATUS, RP1      ; PIC16C66/67 only
CLRF   PORTC           ; Initialize PORTC by
                       ; clearing output
                       ; data latches
BSF    STATUS, RP0      ; Select Bank 1
MOVWF  0xCF             ; Value used to
                           ; initialize data
                           ; direction
MOVWF  TRISC            ; Set RC<3:0> as inputs
                           ; RC<5:4> as outputs
                           ; RC<7:6> as inputs


```

TABLE 5-5: PORTC FUNCTIONS FOR PIC16C62/64

Name	Bit#	Buffer Type	Function
RC0/T1OSI/T1CKI	bit0	ST	Input/output port pin or Timer1 oscillator input or Timer1 clock input
RC1/T1OSO	bit1	ST	Input/output port pin or Timer1 oscillator output
RC2/CCP1	bit2	ST	Input/output port pin or Capture1 input/Compare1 output/PWM1 output
RC3/SCK/SCL	bit3	ST	RC3 can also be the synchronous serial clock for both SPI and I <sup>2</sup> C modes.
RC4/SDI/SDA	bit4	ST	RC4 can also be the SPI Data In (SPI mode) or data I/O (I <sup>2</sup> C mode).
RC5/SDO	bit5	ST	Input/output port pin or synchronous serial port data output
RC6	bit6	ST	Input/output port pin
RC7	bit7	ST	Input/output port pin

Legend: ST = Schmitt Trigger input

FIGURE 5-6: PORTC BLOCK DIAGRAM



- 1: I/O pins have diode protection to VDD and Vss.
- 2: Port/Peripheral select signal selects between port data and peripheral output.
- 3: Peripheral OE (output enable) is only activated if peripheral select is active.

## 5.5 PORTE and TRISE Register

### Applicable Devices


61|62|62A|R62|63|R63|64|64A|R64|65|65A|R65|66|67

PORTE has three pins, RE2/ $\overline{CS}$ , RE1/ $\overline{WR}$ , and RE0/RD which are individually configurable as inputs or outputs. These pins have Schmitt Trigger input buffers.

I/O PORTE becomes control inputs for the microprocessor port when bit PSPMODE (TRISE<4>) is set. In this mode, the user must make sure that the TRISE<2:0> bits are set (pins are configured as digital inputs). In this mode the input buffers are TTL.

Figure 5-9 shows the TRISE register, which controls the parallel slave port operation and also controls the direction of the PORTE pins.

**FIGURE 5-8: PORTE BLOCK DIAGRAM (IN I/O PORT MODE)**



**FIGURE 5-9: TRISE REGISTER (ADDRESS 89h)**

R-0	R-0	R/W-0	R/W-0	U-0	R/W-1	R/W-1	R/W-1
IBF	OBF	IBOV	PSPMODE	—	bit2	bit1	bit0
bit7							bit0

**R** = Readable bit  
**W** = Writable bit  
**U** = Unimplemented bit,  
 read as '0'  
 - n = Value at POR reset

bit 7 : **IBF:** Input Buffer Full Status bit  
 1 = A word has been received and is waiting to be read by the CPU  
 0 = No word has been received

bit 6: **OBF:** Output Buffer Full Status bit  
 1 = The output buffer still holds a previously written word  
 0 = The output buffer has been read

bit 5: **IBOV:** Input Buffer Overflow Detect bit (in microprocessor mode)  
 1 = A write occurred when a previously input word has not been read (must be cleared in software)  
 0 = No overflow occurred

bit 4: **PSPMODE:** Parallel Slave Port Mode Select bit  
 1 = Parallel slave port mode  
 0 = General purpose I/O mode

bit 3: **Unimplemented:** Read as '0'

**PORTE Data Direction Bits**

bit 2: **Bit2:** Direction Control bit for pin RE2/ $\overline{CS}$   
 1 = Input  
 0 = Output

bit 1: **Bit1:** Direction Control bit for pin RE1/ $\overline{WR}$   
 1 = Input  
 0 = Output

bit 0: **Bit0:** Direction Control bit for pin RE0/RD  
 1 = Input  
 0 = Output

### EXAMPLE 10-2: PWM PERIOD AND DUTY CYCLE CALCULATION

Desired PWM frequency is 78.125 kHz,

Fosc = 20 MHz

TMR2 prescale = 1

$$1/78.125 \text{ kHz} = [(PR2) + 1] \cdot 4 \cdot 1/20 \text{ MHz} \cdot 1$$

$$12.8 \mu\text{s} = [(PR2) + 1] \cdot 4 \cdot 50 \text{ ns} \cdot 1$$

$$PR2 = 63$$

Find the maximum resolution of the duty cycle that can be used with a 78.125 kHz frequency and 20 MHz oscillator:

$$1/78.125 \text{ kHz} = 2^{\text{PWM RESOLUTION}} \cdot 1/20 \text{ MHz} \cdot 1$$

$$12.8 \mu\text{s} = 2^{\text{PWM RESOLUTION}} \cdot 50 \text{ ns} \cdot 1$$

$$256 = 2^{\text{PWM RESOLUTION}}$$

$$\log(256) = (\text{PWM Resolution}) \cdot \log(2)$$

$$8.0 = \text{PWM Resolution}$$

At most, an 8-bit resolution duty cycle can be obtained from a 78.125 kHz frequency and a 20 MHz oscillator, i.e.,  $0 \leq \text{CCPR1L:CCP1CON<5:4>} \leq 255$ . Any value greater than 255 will result in a 100% duty cycle.

In order to achieve higher resolution, the PWM frequency must be decreased. In order to achieve higher PWM frequency, the resolution must be decreased.

Table 10-3 lists example PWM frequencies and resolutions for Fosc = 20 MHz. The TMR2 prescaler and PR2 values are also shown.

#### 10.3.3 SET-UP FOR PWM OPERATION

The following steps should be taken when configuring the CCP module for PWM operation:

1. Set the PWM period by writing to the PR2 register.
2. Set the PWM duty cycle by writing to the CCPR1L register and CCP1CON<5:4> bits.
3. Make the CCP1 pin an output by clearing the TRISC<2> bit.
4. Set the TMR2 prescale value and enable Timer2 by writing to T2CON.
5. Configure the CCP1 module for PWM operation.

**TABLE 10-3: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 20 MHz**

PWM Frequency	1.22 kHz	4.88 kHz	19.53 kHz	78.12 kHz	156.3 kHz	208.3 kHz
Timer Prescaler (1, 4, 16)	16	4	1	1	1	1
PR2 Value	0xFF	0xFF	0xFF	0x3F	0x1F	0x17
Maximum Resolution (bits)	10	10	10	8	7	5.5

**TABLE 10-4: REGISTERS ASSOCIATED WITH TIMER1, CAPTURE AND COMPARE**

Add	Name	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Value on: POR, BOR	Value on all other Resets
0Bh, 8Bh 10Bh, 18Bh	INTCON	GIE	PEIE	T0IE	INTE	RBIE	T0IF	INTF	RBIF	0000 000x	0000 000u
0Ch	PIR1	PSPIF <sup>(2)</sup>	(3)	RCIF <sup>(1)</sup>	TXIF <sup>(1)</sup>	SSPIF	CCP1IF	TMR2IF	TMR1IF	0000 0000	0000 0000
0Dh <sup>(4)</sup>	PIR2	—	—	—	—	—	—	—	CCP2IF	---- --0	---- --0
8Ch	PIE1	PSPIE <sup>(2)</sup>	(3)	RCIE <sup>(1)</sup>	TXIE <sup>(1)</sup>	SSPIE	CCP1IE	TMR2IE	TMR1IE	0000 0000	0000 0000
8Dh <sup>(4)</sup>	PIE2	—	—	—	—	—	—	—	CCP2IE	---- --0	---- --0
87h	TRISC	PORTC Data Direction register							1111 1111	1111 1111	
0Eh	TMR1L	Holding register for the Least Significant Byte of the 16-bit TMR1 register							xxxx xxxx	xxxx xxxx	
0Fh	TMR1H	Holding register for the Most Significant Byte of the 16-bit TMR1 register							xxxx xxxx	xxxx xxxx	
10h	T1CON	—	—	T1CKPS1	T1CKPS0	T1OSCEN	T1SYNC	TMR1CS	TMR1ON	--00 0000	--uu uuuu
15h	CCPR1L	Capture/Compare/PWM1 (LSB)							xxxx xxxx	xxxx xxxx	
16h	CCPR1H	Capture/Compare/PWM1 (MSB)							xxxx xxxx	xxxx xxxx	
17h	CCP1CON	—	—	CCP1X	CCP1Y	CCP1M3	CCP1M2	CCP1M1	CCP1M0	--00 0000	--00 0000
1Bh <sup>(4)</sup>	CCPR2L	Capture/Compare/PWM2 (LSB)							xxxx xxxx	xxxx xxxx	
1Ch <sup>(4)</sup>	CCPR2H	Capture/Compare/PWM2 (MSB)							xxxx xxxx	xxxx xxxx	
1Dh <sup>(4)</sup>	CCP2CON	—	—	CCP2X	CCP2Y	CCP2M3	CCP2M2	CCP2M1	CCP2M0	--00 0000	--00 0000

Legend: x = unknown, u = unchanged, - = unimplemented locations read as '0'. Shaded cells are not used in these modes.

Note 1: These bits are associated with the USART module, which is implemented on the PIC16C63/R63/65/65A/R65/66/67 only.

2: Bits PSPIE and PSPIF are reserved on the PIC16C62/62A/R62/63/R63/66, always maintain these bits clear.

3: The PIR1<6> and PIE1<6> bits are reserved, always maintain these bits clear.

4: These registers are associated with the CCP2 module, which is only implemented on the PIC16C63/R63/65/65A/R65/66/67.

# **PIC16C6X**

**FIGURE 12-2: RCSTA: RECEIVE STATUS AND CONTROL REGISTER (ADDRESS 18h)**

R/W-0	R/W-0	R/W-0	R/W-0	U-0	R-0	R-0	R-x
SPEN	RX9	SREN	CREN	—	FERR	OERR	RX9D
bit7					bit0		
bit 7:	<b>SPEN:</b> Serial Port Enable bit (Configures RC7/RX/DT and RC6/TX/CK pins as serial port pins when bits TRISC<7:6> are set) 1 = Serial port enabled 0 = Serial port disabled						
bit 6:	<b>RX9:</b> 9-bit Receive Enable bit 1 = Selects 9-bit reception 0 = Selects 8-bit reception						
bit 5:	<b>SREN:</b> Single Receive Enable bit <u>Asynchronous mode</u> Don't care <u>Synchronous mode - master</u> 1 = Enables single receive 0 = Disables single receive This bit is cleared after reception is complete. <u>Synchronous mode - slave</u> Unused in this mode						
bit 4:	<b>CREN:</b> Continuous Receive Enable bit <u>Asynchronous mode</u> 1 = Enables continuous receive 0 = Disables continuous receive <u>Synchronous mode</u> 1 = Enables continuous receive until enable bit CREN is cleared (CREN overrides SREN) 0 = Disables continuous receive						
bit 3:	<b>Unimplemented:</b> Read as '0'						
bit 2:	<b>FERR:</b> Framing Error bit 1 = Framing error (Can be updated by reading RCREG register and receive next valid byte) 0 = No framing error						
bit 1:	<b>OERR:</b> Overrun Error bit 1 = Overrun error (Can be cleared by clearing bit CREN) 0 = No overrun error						
bit 0:	<b>RX9D:</b> 9th bit of received data (Can be parity bit)						

R = Readable bit  
 W = Writable bit  
 U = Unimplemented bit, read as '0'  
 - n = Value at POR reset  
 X = unknown

# PIC16C6X

---

**TABLE 12-3: BAUD RATES FOR SYNCHRONOUS MODE**

BAUD RATE (K)	FOSC = 20 MHz			16 MHz			10 MHz			7.15909 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	NA	-	-	NA	-	-	NA	-	-	NA	-	-
2.4	NA	-	-	NA	-	-	NA	-	-	NA	-	-
9.6	NA	-	-	NA	-	-	9.766	+1.73	255	9.622	+0.23	185
19.2	19.53	+1.73	255	19.23	+0.16	207	19.23	+0.16	129	19.24	+0.23	92
76.8	76.92	+0.16	64	76.92	+0.16	51	75.76	-1.36	32	77.82	+1.32	22
96	96.15	+0.16	51	95.24	-0.79	41	96.15	+0.16	25	94.20	-1.88	18
300	294.1	-1.96	16	307.69	+2.56	12	312.5	+4.17	7	298.3	-0.57	5
500	500	0	9	500	0	7	500	0	4	NA	-	-
HIGH	5000	-	0	4000	-	0	2500	-	0	1789.8	-	0
LOW	19.53	-	255	15.625	-	255	9.766	-	255	6.991	-	255

BAUD RATE (K)	FOSC = 5.0688 MHz			4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-	0.303	+1.14	26
1.2	NA	-	-	NA	-	-	NA	-	-	1.202	+0.16	207	1.170	-2.48	6
2.4	NA	-	-	NA	-	-	NA	-	-	2.404	+0.16	103	NA	-	-
9.6	9.6	0	131	9.615	+0.16	103	9.622	+0.23	92	9.615	+0.16	25	NA	-	-
19.2	19.2	0	65	19.231	+0.16	51	19.04	-0.83	46	19.24	+0.16	12	NA	-	-
76.8	79.2	+3.13	15	76.923	+0.16	12	74.57	-2.90	11	83.34	+8.51	2	NA	-	-
96	97.48	+1.54	12	1000	+4.17	9	99.43	+3.57	8	NA	-	-	NA	-	-
300	316.8	+5.60	3	NA	-	-	298.3	-0.57	2	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	1267	-	0	100	-	0	894.9	-	0	250	-	0	8.192	-	0
LOW	4.950	-	255	3.906	-	255	3.496	-	255	0.9766	-	255	0.032	-	255

**TABLE 12-4: BAUD RATES FOR ASYNCHRONOUS MODE (BRGH = 0)**

BAUD RATE (K)	FOSC = 20 MHz			16 MHz			10 MHz			7.15909 MHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	NA	-	-	NA	-	-	NA	-	-	NA	-	-
1.2	1.221	+1.73	255	1.202	+0.16	207	1.202	+0.16	129	1.203	+0.23	92
2.4	2.404	+0.16	129	2.404	+0.16	103	2.404	+0.16	64	2.380	-0.83	46
9.6	9.469	-1.36	32	9.615	+0.16	25	9.766	+1.73	15	9.322	-2.90	11
19.2	19.53	+1.73	15	19.23	+0.16	12	19.53	+1.73	7	18.64	-2.90	5
76.8	78.13	+1.73	3	83.33	+8.51	2	78.13	+1.73	1	NA	-	-
96	104.2	+8.51	2	NA	-	-	NA	-	-	NA	-	-
300	312.5	+4.17	0	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	312.5	-	0	250	-	0	156.3	-	0	111.9	-	0
LOW	1.221	-	255	0.977	-	255	0.6104	-	255	0.437	-	255

BAUD RATE (K)	FOSC = 5.0688 MHz			4 MHz			3.579545 MHz			1 MHz			32.768 kHz		
	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)	KBAUD	% ERROR	SPBRG value (decimal)
0.3	0.31	+3.13	255	0.3005	-0.17	207	0.301	+0.23	185	0.300	+0.16	51	0.256	-14.67	1
1.2	1.2	0	65	1.202	+1.67	51	1.190	-0.83	46	1.202	+0.16	12	NA	-	-
2.4	2.4	0	32	2.404	+1.67	25	2.432	+1.32	22	2.232	-6.99	6	NA	-	-
9.6	9.9	+3.13	7	NA	-	-	9.322	-2.90	5	NA	-	-	NA	-	-
19.2	19.8	+3.13	3	NA	-	-	18.64	-2.90	2	NA	-	-	NA	-	-
76.8	79.2	+3.13	0	NA	-	-	NA	-	-	NA	-	-	NA	-	-
96	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
300	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
500	NA	-	-	NA	-	-	NA	-	-	NA	-	-	NA	-	-
HIGH	79.2	-	0	62.500	-	0	55.93	-	0	15.63	-	0	0.512	-	0
LOW	0.3094	-	255	3.906	-	255	0.2185	-	255	0.0610	-	255	0.0020	-	255

## 12.4 USART Synchronous Slave Mode

### Applicable Devices

61	62	62A		R62	63	R63	64	64A	R64	65	65A	R65	66	67
----	----	-----	--	-----	----	-----	----	-----	-----	----	-----	-----	----	----

Synchronous Slave Mode differs from Master Mode in the fact that the shift clock is supplied externally at the CK pin (instead of being supplied internally in master mode). This allows the device to transfer or receive data while in SLEEP mode. Slave mode is entered by clearing bit CSRC (TXSTA<7>).

### 12.4.1 USART SYNCHRONOUS SLAVE TRANSMIT

The operation of the synchronous master and slave modes are identical except in the case of the SLEEP mode.

If two words are written to the TXREG and then the SLEEP instruction is executed, the following will occur:

- a) The first word will immediately transfer to the TSR register and transmit.
- b) The second word will remain in TXREG register.
- c) Flag bit TXIF will not be set.
- d) When the first word has been shifted out of TSR, the TXREG register will transfer the second word to the TSR and flag bit TXIF will now be set.
- e) If enable bit TXIE is set, the interrupt will wake the chip from SLEEP and if the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up Synchronous Slave Transmission:

1. Enable the synchronous slave serial port by setting bits SYNC and SPEN, and clearing bit CSRC.
2. Clear bits CREN and SREN.
3. If interrupts are desired, then set enable bit TXIE.
4. If 9-bit transmission is desired, then set bit TX9.
5. Enable the transmission by setting bit TXEN.
6. If 9-bit transmission is selected, the ninth bit should be loaded in bit TX9D.
7. Start transmission by loading data to the TXREG register.

### 12.4.2 USART SYNCHRONOUS SLAVE RECEPTION

The operation of the synchronous master and slave modes is identical except in the case of the SLEEP mode. Also, enable bit SREN is a don't care in slave mode.

If receive is enabled by setting bit CREN prior to the SLEEP instruction, then a word may be received during SLEEP. On completely receiving the word, the RSR register will transfer the data to the RCREG register and if enable bit RCIE is set, the interrupt generated will wake the chip from SLEEP. If the global interrupt is enabled, the program will branch to the interrupt vector (0004h).

Steps to follow when setting up a Synchronous Slave Reception:

1. Enable the synchronous master serial port by setting bits SYNC and SPEN, and clearing bit CSRC.
2. If interrupts are desired, then set enable bit RCIE.
3. If 9-bit reception is desired, then set bit RX9.
4. To enable reception, set enable bit CREN.
5. Flag bit RCIF will be set when reception is complete, and an interrupt will be generated if enable bit RCIE was set.
6. Read the RCSTA register to get the ninth bit (if enabled) and determine if any error occurred during reception.
7. Read the 8-bit received data by reading the RCREG register.
8. If any error occurred, clear the error by clearing enable bit CREN.

# **PIC16C6X**

---

---

**NOTES:**

# PIC16C6X

---



---

<b>BCF</b>	<b>Bit Clear f</b>										
Syntax:	[label] BCF f,b										
Operands:	$0 \leq f \leq 127$ $0 \leq b \leq 7$										
Operation:	$0 \rightarrow (f<b>)$										
Status Affected:	None										
Encoding:	<table border="1"> <tr> <td>01</td> <td>00bb</td> <td>bfff</td> <td>ffff</td> </tr> </table>	01	00bb	bfff	ffff						
01	00bb	bfff	ffff								
Description:	Bit 'b' in register 'f' is cleared.										
Words:	1										
Cycles:	1										
Q Cycle Activity:	<table> <tr> <th></th> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td></td> <td>Decode</td> <td>Read register 'f'</td> <td>Process data</td> <td>Write register 'f'</td> </tr> </table>		Q1	Q2	Q3	Q4		Decode	Read register 'f'	Process data	Write register 'f'
	Q1	Q2	Q3	Q4							
	Decode	Read register 'f'	Process data	Write register 'f'							

Example      BCF FLAG\_REG, 7  
 Before Instruction  
                   FLAG\_REG = 0xC7  
 After Instruction  
                   FLAG\_REG = 0x47

<b>BTFS</b>	<b>Bit Test, Skip if Clear</b>																				
Syntax:	[label] BTFS f,b																				
Operands:	$0 \leq f \leq 127$ $0 \leq b \leq 7$																				
Operation:	skip if $(f<b>) = 0$																				
Status Affected:	None																				
Encoding:	<table border="1"> <tr> <td>01</td> <td>10bb</td> <td>bfff</td> <td>ffff</td> </tr> </table>	01	10bb	bfff	ffff																
01	10bb	bfff	ffff																		
Description:	If bit 'b' in register 'f' is '1' then the next instruction is executed. If bit 'b', in register 'f', is '0' then the next instruction is discarded, and a NOP is executed instead, making this a 2TCY instruction.																				
Words:	1																				
Cycles:	1(2)																				
Q Cycle Activity:	<table> <tr> <th></th> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td></td> <td>Decode</td> <td>Read register 'f'</td> <td>Process data</td> <td>No-Operation</td> </tr> </table> If Skip: <table> <tr> <th></th> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td></td> <td>No-Operation</td> <td>No-Operation</td> <td>No-Operation</td> <td>No-Operation</td> </tr> </table>		Q1	Q2	Q3	Q4		Decode	Read register 'f'	Process data	No-Operation		Q1	Q2	Q3	Q4		No-Operation	No-Operation	No-Operation	No-Operation
	Q1	Q2	Q3	Q4																	
	Decode	Read register 'f'	Process data	No-Operation																	
	Q1	Q2	Q3	Q4																	
	No-Operation	No-Operation	No-Operation	No-Operation																	

Example      HERE      BTFS FLAG, 1  
 FALSE      GOTO      PROCESS\_CODE  
 TRUE      •  
 •  
 Before Instruction  
                   PC = address HERE  
 After Instruction  
                   if FLAG<1> = 0,  
                   PC = address TRUE  
                   if FLAG<1>=1,  
                   PC = address FALSE

<b>BSF</b>	<b>Bit Set f</b>										
Syntax:	[label] BSF f,b										
Operands:	$0 \leq f \leq 127$ $0 \leq b \leq 7$										
Operation:	$1 \rightarrow (f<b>)$										
Status Affected:	None										
Encoding:	<table border="1"> <tr> <td>01</td> <td>01bb</td> <td>bfff</td> <td>ffff</td> </tr> </table>	01	01bb	bfff	ffff						
01	01bb	bfff	ffff								
Description:	Bit 'b' in register 'f' is set.										
Words:	1										
Cycles:	1										
Q Cycle Activity:	<table> <tr> <th></th> <th>Q1</th> <th>Q2</th> <th>Q3</th> <th>Q4</th> </tr> <tr> <td></td> <td>Decode</td> <td>Read register 'f'</td> <td>Process data</td> <td>Write register 'f'</td> </tr> </table>		Q1	Q2	Q3	Q4		Decode	Read register 'f'	Process data	Write register 'f'
	Q1	Q2	Q3	Q4							
	Decode	Read register 'f'	Process data	Write register 'f'							

Example      BSF FLAG\_REG, 7  
 Before Instruction  
                   FLAG\_REG = 0x0A  
 After Instruction  
                   FLAG\_REG = 0x8A

# PIC16C6X

**Applicable Devices** | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |

## 15.4 Timing Parameter Symbology

The timing parameter symbols have been created following one of the following formats:

- |             |           |  |
|-------------|-----------|--|
| 1. TppS2ppS | 3. Tcc:st | (I <sup>2</sup> C specifications only) |
| 2. TppS     | 4. Ts     | (I <sup>2</sup> C specifications only) |

T	F	Frequency	T	Time
---	---	-----------	---	------

Lowercase letters (pp) and their meanings:

pp			
cc	CCP1	osc	OSC1
ck	CLKOUT	rd	$\overline{RD}$
cs	$\overline{CS}$	rw	$\overline{RD}$ or $\overline{WR}$
di	SDI	sc	SCK
do	SDO	ss	$\overline{SS}$
dt	Data in	t0	T0CKI
io	I/O port	t1	T1CKI
mc	MCLR	wr	$\overline{WR}$


Uppercase letters and their meanings:

S			
F	Fall	P	Period
H	High	R	Rise
I	Invalid (Hi-impedance)	V	Valid
L	Low	Z	Hi-impedance
I <sup>2</sup> C only			
AA	output access	High	High
BUF	Bus free	Low	Low

Tcc:st (I<sup>2</sup>C specifications only)

CC			
HD	Hold	SU	Setup
ST	DAT DATA input hold STA START condition	STO	STOP condition


**FIGURE 15-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS**




# PIC16C6X

Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |


**FIGURE 16-2: TYPICAL RC OSCILLATOR FREQUENCY vs. V<sub>DD</sub>**




**FIGURE 16-3: TYPICAL RC OSCILLATOR FREQUENCY vs. V<sub>DD</sub>**



**FIGURE 16-4: TYPICAL RC OSCILLATOR FREQUENCY vs. V<sub>DD</sub>**



**FIGURE 16-5: TYPICAL IPD vs. V<sub>DD</sub> WATCHDOG TIMER DISABLED 25°C**



Data based on matrix samples. See first page of this section for details.

FIGURE 17-8: SPI MODE TIMING




TABLE 17-8: SPI MODE REQUIREMENTS


Parameter No.	Sym	Characteristic	Min	Typt	Max	Units	Conditions
70	TssL2scH, TssL2scL	$\bar{SS} \downarrow$ to $SCK \downarrow$ or $SCK \uparrow$ input	T <sub>CY</sub>	—	—	ns	
71	TscH	SCK input high time (slave mode)	T <sub>CY</sub> + 20	—	—	ns	
72	TscL	SCK input low time (slave mode)	T <sub>CY</sub> + 20	—	—	ns	
73	TdiV2scH, TdiV2scL	Setup time of SDI data input to SCK edge	50	—	—	ns	
74	TscH2diL, TscL2diL	Hold time of SDI data input to SCK edge	50	—	—	ns	
75	TdoR	SDO data output rise time	—	10	25	ns	
76	TdoF	SDO data output fall time	—	10	25	ns	
77	TssH2doZ	$\bar{SS} \uparrow$ to SDO output hi-impedance	10	—	50	ns	
78	TscR	SCK output rise time (master mode)	—	10	25	ns	
79	TscF	SCK output fall time (master mode)	—	10	25	ns	
80	TscH2doV, TscL2doV	SDO data output valid after SCK edge	—	—	50	ns	

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

**Applicable Devices** | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |

**FIGURE 18-8: PARALLEL SLAVE PORT TIMING (PIC16C64A/R64)**



Note: Refer to Figure 18-1 for load conditions

**TABLE 18-7: PARALLEL SLAVE PORT REQUIREMENTS (PIC16C64A/R64)**

Parameter No.	Sym	Characteristic	Min	Typ†	Max	Units	Conditions
62	TdtV2wrH	Data in valid before WR↑ or CS↑ (setup time)	20	—	—	ns	Extended Range Only
			25	—	—	ns	
63*	TwrH2dtl	WR↑ or CS↑ to data-in invalid (hold time)	20	—	—	ns	PIC16C64A/R64 PIC16LC64A.R64
			35	—	—	ns	
64	TrdL2dtV	RD↓ and CS↓ to data-out valid	—	—	80	ns	Extended Range Only
			—	—	90	ns	
65*	TrdH2dtl	RD↑ or CS↑ to data-out invalid	10	—	30	ns	


\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

# PIC16C6X

Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |

FIGURE 19-9: I<sup>2</sup>C BUS START/STOP BITS TIMING



Note: Refer to Figure 19-1 for load conditions


TABLE 19-9: I<sup>2</sup>C BUS START/STOP BITS REQUIREMENTS

Parameter No.	Sym	Characteristic	Min	Typ	Max	Units	Conditions
90	TSU:STA	START condition	100 kHz mode	4700	—	—	ns Only relevant for repeated START condition
		Setup time	400 kHz mode	600	—	—	
91	THD:STA	START condition	100 kHz mode	4000	—	—	ns After this period the first clock pulse is generated
		Hold time	400 kHz mode	600	—	—	
92	TSU:STO	STOP condition	100 kHz mode	4700	—	—	ns
		Setup time	400 kHz mode	600	—	—	
93	THD:STO	STOP condition	100 kHz mode	4000	—	—	ns
		Hold time	400 kHz mode	600	—	—	

# PIC16C6X

Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67

**FIGURE 20-6: TIMER0 AND TIMER1 EXTERNAL CLOCK TIMINGS**



**TABLE 20-5: TIMER0 AND TIMER1 EXTERNAL CLOCK REQUIREMENTS**

Param No.	Sym	Characteristic		Min	Typ	Max	Units	Conditions
40*	Tt0H	T0CKI High Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
41*	Tt0L	T0CKI Low Pulse Width	No Prescaler	0.5TCY + 20	—	—	ns	Must also meet parameter 42
			With Prescaler	10	—	—	ns	
42*	Tt0P	T0CKI Period	No Prescaler	TCY + 40	—	—	ns	N = prescale value (2, 4, ..., 256)
			With Prescaler	Greater of: 20 or $\frac{TCY + 40}{N}$	—	—	ns	
45*	Tt1H	T1CKI High Time	Synchronous, Prescaler = 1	0.5TCY + 20	—	—	ns	Must also meet parameter 47
			PIC16C6X	15	—	—	ns	
			PIC16LC6X	25	—	—	ns	
			Asynchronous	PIC16C6X	30	—	—	ns
				PIC16LC6X	50	—	—	ns
46*	Tt1L	T1CKI Low Time	Synchronous, Prescaler = 1	0.5TCY + 20	—	—	ns	Must also meet parameter 47
			PIC16C6X	15	—	—	ns	
			PIC16LC6X	25	—	—	ns	
			Asynchronous	PIC16C6X	30	—	—	ns
				PIC16LC6X	50	—	—	ns
47*	Tt1P	T1CKI input period	Synchronous	PIC16C6X	Greater of: 30 OR $\frac{TCY + 40}{N}$	—	—	ns
				PIC16LC6X	Greater of: 50 OR $\frac{TCY + 40}{N}$	—	—	N = prescale value (1, 2, 4, 8)
			Asynchronous	PIC16C6X	60	—	—	ns
				PIC16LC6X	100	—	—	ns
	Ft1	Timer1 oscillator input frequency range (oscillator enabled by setting bit T1OSCEN)		DC	—	200	kHz	
48	TCKEZtmr1	Delay from external clock edge to timer increment		2Tosc	—	7Tosc	—	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Applicable Devices	61	62	62A	R62	63	R63	64	64A	R64	65	65A	R65	66	67
--------------------	----	----	-----	-----	----	-----	----	-----	-----	----	-----	-----	----	----

## 21.2 DC Characteristics: PIC16LCR63/R65-04 (Commercial, Industrial)

DC CHARACTERISTICS		Standard Operating Conditions (unless otherwise stated)						
Param No.	Characteristic	Sym	Min	Typ†	Max	Units	Conditions	
D001	Supply Voltage	VDD	3.0	-	5.5	V	LP, XT, RC osc configuration (DC - 4 MHz)	
D002*	RAM Data Retention Voltage (Note 1)	VDR	-	1.5	-	V		
D003	VDD start voltage to ensure internal Power-on Reset signal	VPOR	-	VSS	-	V	See section on Power-on Reset for details	
D004*	VDD rise rate to ensure internal Power-on Reset signal	SVDD	0.05	-	-	V/ms	See section on Power-on Reset for details	
D005	Brown-out Reset Voltage	BVDD	3.7	4.0	4.3	V	BODEN configuration bit is enabled	
D010	Supply Current (Note 2, 5)	IDD	-	2.0	3.8	mA	XT, RC osc configuration Fosc = 4 MHz, VDD = 3.0V (Note 4)	
D010A			-	22.5	48	µA	LP osc configuration Fosc = 32 kHz, VDD = 3.0V, WDT disabled	
D015*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	µA	BOR enabled, VDD = 5.0V	
D020	Power-down Current (Note 3, 5)	IPD	-	7.5	30	µA	VDD = 3.0V, WDT enabled, -40°C to +85°C	
D021			-	0.9	5	µA	VDD = 3.0V, WDT disabled, 0°C to +70°C	
D021A			-	0.9	5	µA	VDD = 3.0V, WDT disabled, -40°C to +85°C	
D023*	Brown-out Reset Current (Note 6)	ΔIBOR	-	350	425	µA	BOR enabled, VDD = 5.0V	

\* These parameters are characterized but not tested.

† Data in "Typ" column is at 5V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

OSC1 = external square wave, from rail to rail; all I/O pins tristated, pulled to VDD,

MCLR = VDD; WDT enabled/disabled as specified.

3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and VSS.

4: For RC osc configuration, current through Rext is not included. The current through the resistor can be estimated by the formula  $I_R = VDD/2Rext$  (mA) with Rext in kOhm.

5: Timer1 oscillator (when enabled) adds approximately 20 µA to the specification. This value is from characterization and is for design guidance only. This is not tested.

6: The Δ current is the additional current consumed when this peripheral is enabled. This current should be added to the base IDD or IPD measurement.

# PIC16C6X

Applicable Devices | 61 | 62 | 62A | R62 | 63 | R63 | 64 | 64A | R64 | 65 | 65A | R65 | 66 | 67 |

FIGURE 23-16: TYPICAL IDD vs. FREQUENCY (RC MODE @ 300 pF, 25°C)





FIGURE 23-17: MAXIMUM IDD vs. FREQUENCY (RC MODE @ 300 pF, -40°C TO 85°C)



Data based on matrix samples. See first page of this section for details.

# PIC16C6X

---

## F.3 PIC16C15X Family of Devices

		PIC16C154	PIC16CR154	PIC16C156	PIC16CR156	PIC16C158	PIC16CR158
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20	20	20
Memory	EPROM Program Memory (x12 words)	512	—	1K	—	2K	—
	ROM Program Memory (x12 words)	—	512	—	1K	—	2K
	RAM Data Memory (bytes)	25	25	25	25	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
Features	I/O Pins	12	12	12	12	12	12
	Voltage Range (Volts)	3.0-5.5	2.5-5.5	3.0-5.5	2.5-5.5	3.0-5.5	2.5-5.5
	Number of Instructions	33	33	33	33	33	33
	Packages	18-pin DIP, SOIC; 20-pin SSOP					

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

## F.4 PIC16C5X Family of Devices

		PIC16C52	PIC16C54	PIC16C54A	PIC16CR54A	PIC16C55	PIC16C56
Clock	Maximum Frequency of Operation (MHz)	4	20	20	20	20	20
Memory	EPROM Program Memory (x12 words)	384	512	512	—	512	1K
	ROM Program Memory (x12 words)	—	—	—	512	—	—
	RAM Data Memory (bytes)	25	25	25	25	24	25
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0	TMR0	TMR0
Features	I/O Pins	12	12	12	12	20	12
	Voltage Range (Volts)	2.5-6.25	2.5-6.25	2.0-6.25	2.0-6.25	2.5-6.25	2.5-6.25
	Number of Instructions	33	33	33	33	33	33
	Packages	18-pin DIP, SOIC	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP	28-pin DIP, SOIC, SSOP	18-pin DIP, SOIC; 20-pin SSOP

		PIC16C57	PIC16CR57B	PIC16C58A	PIC16CR58A
Clock	Maximum Frequency of Operation (MHz)	20	20	20	20
Memory	EPROM Program Memory (x12 words)	2K	—	2K	—
	ROM Program Memory (x12 words)	—	2K	—	2K
	RAM Data Memory (bytes)	72	72	73	73
Peripherals	Timer Module(s)	TMR0	TMR0	TMR0	TMR0
Features	I/O Pins	20	20	12	12
	Voltage Range (Volts)	2.5-6.25	2.5-6.25	2.0-6.25	2.5-6.25
	Number of Instructions	33	33	33	33
	Packages	28-pin DIP, SOIC, SSOP	28-pin DIP, SOIC, SSOP	18-pin DIP, SOIC; 20-pin SSOP	18-pin DIP, SOIC; 20-pin SSOP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer (except PIC16C52), selectable code protect and high I/O current capability.

# PIC16C6X

---

## F.10 PIC17CXXX Family of Devices

		PIC17C42A	PIC17CR42	PIC17C43	PIC17CR43	PIC17C44
<b>Clock</b>	Maximum Frequency of Operation (MHz)	33	33	33	33	33
<b>Memory</b>	EPROM Program Memory (words)	2K	—	4K	—	8K
	ROM Program Memory (words)	—	2K	—	4K	—
	RAM Data Memory (bytes)	232	232	454	454	454
<b>Peripherals</b>	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	2	2	2	2	2
	Serial Port(s) (USART)	Yes	Yes	Yes	Yes	Yes
<b>Features</b>	Hardware Multiply	Yes	Yes	Yes	Yes	Yes
	External Interrupts	Yes	Yes	Yes	Yes	Yes
	Interrupt Sources	11	11	11	11	11
	I/O Pins	33	33	33	33	33
	Voltage Range (Volts)	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0	2.5-6.0
	Number of Instructions	58	58	58	58	58
	Packages	40-pin DIP; 44-pin PLCC, MQFP, TQFP				

		PIC17C752	PIC17C756
<b>Clock</b>	Maximum Frequency of Operation (MHz)	33	33
<b>Memory</b>	EPROM Program Memory (words)	8K	16K
	ROM Program Memory (words)	—	—
	RAM Data Memory (bytes)	454	902
<b>Peripherals</b>	Timer Module(s)	TMR0, TMR1, TMR2, TMR3	TMR0, TMR1, TMR2, TMR3
	Captures/PWM Module(s)	4/3	4/3
	Serial Port(s) (USART)	2	2
<b>Features</b>	Hardware Multiply	Yes	Yes
	External Interrupts	Yes	Yes
	Interrupt Sources	18	18
	I/O Pins	50	50
	Voltage Range (Volts)	3.0-6.0	3.0-6.0
	Number of Instructions	58	58
	Packages	64-pin DIP; 68-pin LCC, 68-pin TQFP	64-pin DIP; 68-pin LCC, 68-pin TQFP

All PIC16/17 Family devices have Power-on Reset, selectable Watchdog Timer, selectable code protect and high I/O current capability.

Overview .....	63	Watchdog Timer .....	207
Prescaler.....	72	PIC16C63	
Read/Write in Asynchronous Counter Mode .....	73	Brown-out Reset.....	239
Section .....	71	Capture/Compare/PWM .....	241
Synchronizing with External Clock.....	72	CLKOUT and I/O .....	238
Timer Mode.....	72	External Clock .....	237
TMR1 Register Pair .....	71	I <sup>2</sup> C Bus Data.....	245
Timer2		I <sup>2</sup> C Bus Start/Stop Bits .....	244
Block Diagram .....	75	Oscillator Start-up Timer.....	239
Overview .....	63	Power-up Timer .....	239
Postscaler .....	75	Reset .....	239
Prescaler.....	75	SPI Mode.....	243
Timer0 Clock Synchronization, Delay .....	67	Timer0 .....	240
Timer0 Interrupt .....	138	Timer1 .....	240
Timer1 Clock Source Select bit, TMR1CS .....	71	USART Synchronous Receive (Master/Slave) .....	246
Timer1 External Clock Input Synchronization		Watchdog Timer .....	239
Control bit, T1SYNC .....	71	PIC16C64	
Timer1 Input Clock Prescale Select bits .....	71	Capture/Compare/PWM .....	193
Timer1 Mode Selection .....	78	CLKOUT and I/O .....	190
Timer1 On bit, TMR1ON .....	71	External Clock .....	189
Timer1 Oscillator Enable Control bit, T1OSCEN .....	71	I <sup>2</sup> C Bus Data.....	197
Timer2 Clock Prescale Select bits,		I <sup>2</sup> C Bus Start/Stop Bits .....	196
T2CKPS1:T2CKPS0 .....	75	Oscillator Start-up Timer.....	191
Timer2 Module .....	75	Parallel Slave Port.....	194
Timer2 On bit, TMR2ON .....	75	Power-up Timer .....	191
Timer2 Output Postscale Select bits,		Reset .....	191
TOUTPS3:TOUTPS0 .....	75	SPI Mode.....	195
Timing Diagrams		Timer0 .....	192
Brown-out Reset .....	129	Timer1 .....	192
I <sup>2</sup> C Clock Synchronization .....	98	Watchdog Timer .....	191
I <sup>2</sup> C Data Transfer Wait State .....	96	PIC16C64A	
I <sup>2</sup> C Multi-Master Arbitration.....	98	Brown-out Reset.....	207
I <sup>2</sup> C Reception (7-bit Address).....	101	Capture/Compare/PWM .....	209
PIC16C61		CLKOUT and I/O .....	206
CLKOUT and I/O .....	170	External Clock .....	205
External Clock.....	169	I <sup>2</sup> C Bus Data.....	213
Oscillator Start-up Timer .....	171	I <sup>2</sup> C Bus Start/Stop Bits .....	212
Power-up Timer .....	171	Oscillator Start-up Timer.....	207
Reset .....	171	Parallel Slave Port.....	210
Timer0.....	172	Power-up Timer .....	207
Watchdog Timer .....	171	Reset .....	207
PIC16C62		SPI Mode.....	211
Capture/Compare/PWM .....	193	Timer0 .....	208
CLKOUT and I/O .....	190	Timer1 .....	208
External Clock.....	189	Watchdog Timer .....	207
I <sup>2</sup> C Bus Data.....	197	PIC16C65	
I <sup>2</sup> C Bus Start/Stop Bits .....	196	Capture/Compare/PWM .....	225
Oscillator Start-up Timer .....	191	CLKOUT and I/O .....	222
Power-up Timer .....	191	External Clock .....	221
Reset .....	191	I <sup>2</sup> C Bus Data.....	229
SPI Mode .....	195	I <sup>2</sup> C Bus Start/Stop Bits .....	228
Timer0.....	192	Oscillator Start-up Timer.....	223
Timer1 .....	192	Parallel Slave Port.....	226
Watchdog Timer .....	191	Reset .....	223
PIC16C62A		SPI Mode.....	227
Brown-out Reset .....	207	Timer0 .....	224
Capture/Compare/PWM .....	209	Timer1 .....	224
CLKOUT and I/O .....	206	USART Synchronous Receive (Master/Slave) .....	230
External Clock.....	205	Watchdog Timer .....	223
I <sup>2</sup> C Bus Data.....	213	PIC16C65A	
I <sup>2</sup> C Bus Start/Stop Bits .....	212	Brown-out Reset.....	239
Oscillator Start-up Timer .....	207	Capture/Compare/PWM .....	241
Power-up Timer .....	207	CLKOUT and I/O .....	238
Reset .....	207	External Clock .....	237
SPI Mode .....	211	I <sup>2</sup> C Bus Data.....	245
Timer0.....	208		
Timer1.....	208		