



Welcome to [E-XFL.COM](https://www.e-xfl.com)

### Understanding Embedded - FPGAs (Field Programmable Gate Array)


Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

### Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

|                                |                                                                                                                                       |
|--------------------------------|---------------------------------------------------------------------------------------------------------------------------------------|
| Product Status                 | Obsolete                                                                                                                              |
| Number of LABs/CLBs            | 100                                                                                                                                   |
| Number of Logic Elements/Cells | 238                                                                                                                                   |
| Total RAM Bits                 | 3200                                                                                                                                  |
| Number of I/O                  | 77                                                                                                                                    |
| Number of Gates                | 3000                                                                                                                                  |
| Voltage - Supply               | 4.5V ~ 5.5V                                                                                                                           |
| Mounting Type                  | Surface Mount                                                                                                                         |
| Operating Temperature          | -40°C ~ 100°C (TJ)                                                                                                                    |
| Package / Case                 | 100-BQFP                                                                                                                              |
| Supplier Device Package        | 100-PQFP (20x14)                                                                                                                      |
| Purchase URL                   | <a href="https://www.e-xfl.com/product-detail/xilinx/xc4003e-2pq100i">https://www.e-xfl.com/product-detail/xilinx/xc4003e-2pq100i</a> |



**Figure 1: Simplified Block Diagram of XC4000 Series CLB (RAM and Carry Logic functions not shown)**

### Flip-Flops

The CLB can pass the combinational output(s) to the interconnect network, but can also store the combinational results or other incoming data in one or two flip-flops, and connect their outputs to the interconnect network as well.

The two edge-triggered D-type flip-flops have common clock (K) and clock enable (EC) inputs. Either or both clock inputs can also be permanently enabled. Storage element functionality is described in [Table 2](#).

### Latches (XC4000X only)

The CLB storage elements can also be configured as latches. The two latches have common clock (K) and clock enable (EC) inputs. Storage element functionality is described in [Table 2](#).

### Clock Input

Each flip-flop can be triggered on either the rising or falling clock edge. The clock pin is shared by both storage elements. However, the clock is individually invertible for each storage element. Any inverter placed on the clock input is automatically absorbed into the CLB.

### Clock Enable

The clock enable signal (EC) is active High. The EC pin is shared by both storage elements. If left unconnected for either, the clock enable for that storage element defaults to the active state. EC is not invertible within the CLB.

**Table 2: CLB Storage Element Functionality (active rising edge is shown)**

| Mode            | K                      | EC | SR | D | Q  |
|-----------------|------------------------|----|----|---|----|
| Power-Up or GSR | X                      | X  | X  | X | SR |
| Flip-Flop       | X                      | X  | 1  | X | SR |
|                 | $\overline{\text{SR}}$ | 1* | 0* | D | D  |
|                 | 0                      | X  | 0* | X | Q  |
| Latch           | 1                      | 1* | 0* | X | Q  |
|                 | 0                      | 1* | 0* | D | D  |
| Both            | X                      | 0  | 0* | X | Q  |

Legend:

X

$\overline{\text{SR}}$

0\*

1\*

Don't care

Rising edge

Set or Reset value. Reset is default.

Input is Low or unconnected (default value)

Input is High or unconnected (default value)

## Set/Reset

An asynchronous storage element input (SR) can be configured as either set or reset. This configuration option determines the state in which each flip-flop becomes operational after configuration. It also determines the effect of a Global Set/Reset pulse during normal operation, and the effect of a pulse on the SR pin of the CLB. All three set/reset functions for any single flip-flop are controlled by the same configuration data bit.

The set/reset state can be independently specified for each flip-flop. This input can also be independently disabled for either flip-flop.


The set/reset state is specified by using the INIT attribute, or by placing the appropriate set or reset flip-flop library symbol.

SR is active High. It is not invertible within the CLB.

## Global Set/Reset

A separate Global Set/Reset line (not shown in Figure 1) sets or clears each storage element during power-up, re-configuration, or when a dedicated Reset net is driven active. This global net (GSR) does not compete with other routing resources; it uses a dedicated distribution network.

Each flip-flop is configured as either globally set or reset in the same way that the local set/reset (SR) is specified. Therefore, if a flip-flop is set by SR, it is also set by GSR. Similarly, a reset flip-flop is reset by both SR and GSR.



**Figure 2: Schematic Symbols for Global Set/Reset**

GSR can be driven from any user-programmable pin as a global reset input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GSR pin of the STARTUP symbol. (See Figure 2.) A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global Set/Reset signal.

Alternatively, GSR can be driven from any internal node.

## Data Inputs and Outputs

The source of a storage element data input is programmable. It is driven by any of the functions F', G', and H', or by the Direct In (DIN) block input. The flip-flops or latches drive the XQ and YQ CLB outputs.

Two fast feed-through paths are available, as shown in Figure 1. A two-to-one multiplexer on each of the XQ and YQ outputs selects between a storage element output and any of the control inputs. This bypass is sometimes used by the automated router to repower internal signals.

## Control Signals

Multiplexers in the CLB map the four control inputs (C1 - C4 in Figure 1) into the four internal control signals (H1, DIN/H2, SR/H0, and EC). Any of these inputs can drive any of the four internal control signals.

When the logic function is enabled, the four inputs are:

- EC — Enable Clock
- SR/H0 — Asynchronous Set/Reset or H function generator Input 0
- DIN/H2 — Direct In or H function generator Input 2
- H1 — H function generator Input 1.

When the memory function is enabled, the four inputs are:

- EC — Enable Clock
- WE — Write Enable
- D0 — Data Input to F and/or G function generator
- D1 — Data input to G function generator (16x1 and 16x2 modes) or 5th Address bit (32x1 mode).

## Using FPGA Flip-Flops and Latches

The abundance of flip-flops in the XC4000 Series invites pipelined designs. This is a powerful way of increasing performance by breaking the function into smaller subfunctions and executing them in parallel, passing on the results through pipeline flip-flops. This method should be seriously considered wherever throughput is more important than latency.


To include a CLB flip-flop, place the appropriate library symbol. For example, FDCE is a D-type flip-flop with clock enable and asynchronous clear. The corresponding latch symbol (for the XC4000X only) is called LDCE.

In XC4000 Series devices, the flip flops can be used as registers or shift registers without blocking the function generators from performing a different, perhaps unrelated task. This ability increases the functional capacity of the devices.

The CLB setup time is specified between the function generator inputs and the clock input K. Therefore, the specified CLB flip-flop setup time includes the delay through the function generator.

## Using Function Generators as RAM


Optional modes for each CLB make the memory look-up tables in the F' and G' function generators usable as an array of Read/Write memory cells. Available modes are level-sensitive (similar to the XC4000/A/H families), edge-triggered, and dual-port edge-triggered. Depending on the selected mode, a single CLB can be configured as either a 16x2, 32x1, or 16x1 bit array.



X6746

**Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM**

6



X6749

**Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)**

The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see [Figure 24](#)).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

## Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

## Interconnect Overview

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

- Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.


## CLB Routing Connections

A high-level diagram of the routing resources associated with one CLB is shown in [Figure 25](#). The shaded arrows represent routing present only in XC4000X devices.

[Table 14](#) shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

[Figure 27 on page 30](#) is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.



x5994

**Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)**


**Table 14: Routing per CLB in XC4000 Series Devices**

|                 | XC4000E  |            | XC4000X  |            |
|-----------------|----------|------------|----------|------------|
|                 | Vertical | Horizontal | Vertical | Horizontal |
| Singles         | 8        | 8          | 8        | 8          |
| Doubles         | 4        | 4          | 4        | 4          |
| Quads           | 0        | 0          | 12       | 12         |
| Longlines       | 6        | 6          | 10       | 6          |
| Direct Connects | 0        | 0          | 2        | 2          |
| Globals         | 4        | 0          | 8        | 0          |
| Carry Logic     | 2        | 0          | 1        | 0          |
| Total           | 24       | 18         | 45       | 32         |

### Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each switch matrix consists of programmable pass transistors used to establish connections between the lines (see Figure 26).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.



X6600

**Figure 26: Programmable Switch Matrix (PSM)**

### Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and a column of CLBs.

Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 28. Routing connectivity is shown in Figure 27.

Single-length lines incur a delay whenever they go through a switching matrix. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.

circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.


Routing connectivity of the longlines is shown in [Figure 27 on page 30](#).

### **Direct Interconnect (XC4000X only)**

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in [Figure 30](#). Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.



**Figure 30: XC4000X Direct Interconnect**

### **I/O Routing**

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in [Figure 31](#). The shaded arrows represent routing present only in XC4000X devices.

[Figure 33 on page 34](#) is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in [Figure 27 on page 30](#). The shaded areas represent routing and routing connections present only in XC4000X devices.

### **Octal I/O Routing (XC4000X only)**

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See [Figure 32 on page 33](#).)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in [Figure 32](#).

IOB inputs and outputs interface with the octal lines via the single-length interconnect lines. Single-length lines are also used for communication between the octals and double-length lines, quads, and longlines within the CLB array.

Segmentation into buffered octals was found to be optimal for distributing signals over long distances around the device.

### Global Nets and Buffers

Both the XC4000E and the XC4000X have dedicated global networks. These networks are designed to distribute clocks and other high fanout control signals throughout the devices with minimal skew. The global buffers are described in detail in the following sections. The text descriptions and diagrams are summarized in [Table 15](#). The table shows which CLB and IOB clock pins can be sourced by which global buffers.

In both XC4000E and XC4000X devices, placement of a library symbol called BUFG results in the software choosing the appropriate clock buffer, based on the timing requirements of the design. The detailed information in these sections is included only for reference.

#### Global Nets and Buffers (XC4000E only)

Four vertical longlines in each CLB column are driven exclusively by special global buffers. These longlines are in addition to the vertical longlines used for standard interconnect. The four global lines can be driven by either of two types of global buffers. The clock pins of every CLB and IOB can also be sourced from local interconnect.

Two different types of clock buffers are available in the XC4000E:

- Primary Global Buffers (BUFGP)
- Secondary Global Buffers (BUFGS)

Four Primary Global buffers offer the shortest delay and negligible skew. Four Secondary Global buffers have slightly longer delay and slightly more skew due to potentially heavier loading, but offer greater flexibility when used to drive non-clock CLB inputs.

The Primary Global buffers must be driven by the semi-dedicated pads. The Secondary Global buffers can be sourced by either semi-dedicated pads or internal nets.

Each CLB column has four dedicated vertical Global lines. Each of these lines can be accessed by one particular Primary Global buffer, or by any of the Secondary Global buffers, as shown in [Figure 34](#). Each corner of the device has one Primary buffer and one Secondary buffer.


IOBs along the left and right edges have four vertical global longlines. Top and bottom IOBs can be clocked from the global lines in the adjacent CLB column.

A global buffer should be specified for all timing-sensitive global signal distribution. To use a global buffer, place a BUFGP (primary buffer), BUFGS (secondary buffer), or BUFG (either primary or secondary buffer) element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=L attribute or property to a BUFGS symbol to direct that a buffer be placed in one of the two Secondary Global buffers on the left edge of the device, or a LOC=BL to indicate the Secondary Global buffer on the bottom edge of the device, on the left.

**Table 15: Clock Pin Access**

|                                                             | XC4000E |       | XC4000X |             |             | Local Inter-connect |
|-------------------------------------------------------------|---------|-------|---------|-------------|-------------|---------------------|
|                                                             | BUFGP   | BUFGS | BUFGLS  | L & R BUFGE | T & B BUFGE |                     |
| All CLBs in Quadrant                                        | √       | √     | √       | √           | √           | √                   |
| All CLBs in Device                                          | √       | √     | √       |             |             | √                   |
| IOBs on Adjacent Vertical Half Edge                         | √       | √     | √       | √           | √           | √                   |
| IOBs on Adjacent Vertical Full Edge                         | √       | √     | √       | √           |             | √                   |
| IOBs on Adjacent Horizontal Half Edge (Direct)              |         |       |         | √           |             | √                   |
| IOBs on Adjacent Horizontal Half Edge (through CLB globals) | √       | √     | √       | √           | √           | √                   |
| IOBs on Adjacent Horizontal Full Edge (through CLB globals) | √       | √     | √       |             |             | √                   |

L = Left, R = Right, T = Top, B = Bottom



**Figure 41: XC4000 Series Boundary Scan Logic**

## Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in [Table 17](#).

## Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in [Figure 42](#). The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

## Including Boundary Scan in a Schematic

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in [Figure 43](#).

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

## Configuration Modes

XC4000E devices have six configuration modes. XC4000X devices have the same six modes, plus an additional configuration mode. These modes are selected by a 3-bit input code applied to the M2, M1, and M0 inputs. There are three self-loading Master modes, two Peripheral modes, and a Serial Slave mode, which is used primarily for daisy-chained devices. The coding for mode selection is shown in [Table 18](#).

**Table 18: Configuration Modes**

| Mode                    | M2 | M1 | M0 | CCLK   | Data                            |
|-------------------------|----|----|----|--------|---------------------------------|
| Master Serial           | 0  | 0  | 0  | output | Bit-Serial                      |
| Slave Serial            | 1  | 1  | 1  | input  | Bit-Serial                      |
| Master Parallel Up      | 1  | 0  | 0  | output | Byte-Wide, increment from 00000 |
| Master Parallel Down    | 1  | 1  | 0  | output | Byte-Wide, decrement from 3FFFF |
| Peripheral Synchronous* | 0  | 1  | 1  | input  | Byte-Wide                       |
| Peripheral Asynchronous | 1  | 0  | 1  | output | Byte-Wide                       |
| Reserved                | 0  | 1  | 0  | —      | —                               |
| Reserved                | 0  | 0  | 1  | —      | —                               |

\* Can be considered byte-wide Slave Parallel

A detailed description of each configuration mode, with timing information, is included later in this data sheet. During configuration, some of the I/O pins are used temporarily for the configuration process. All pins used during configuration are shown in [Table 22 on page 58](#).

### Master Modes

The three Master modes use an internal oscillator to generate a Configuration Clock (CCLK) for driving potential slave devices. They also generate address and timing for external PROM(s) containing the configuration data.

Master Parallel (Up or Down) modes generate the CCLK signal and PROM addresses and receive byte parallel data. The data is internally serialized into the FPGA data-frame format. The up and down selection generates starting addresses at either zero or 3FFFF (3FFFFFF when 22 address lines are used), for compatibility with different microprocessor addressing conventions. The Master Serial mode generates CCLK and receives the configuration data in serial form from a Xilinx serial-configuration PROM.

CCLK speed is selectable as either 1 MHz (default) or 8 MHz. Configuration always starts at the default slow frequency, then can switch to the higher frequency during the first frame. Frequency tolerance is -50% to +25%.

### Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.

### Peripheral Modes

The two Peripheral modes accept byte-wide data from a bus. A RDY/BUSY status is available as a handshake signal. In Asynchronous Peripheral mode, the internal oscillator generates a CCLK burst signal that serializes the byte-wide data. CCLK can also drive slave devices. In the synchronous mode, an externally supplied clock input to CCLK serializes the data.

### Slave Serial Mode

In Slave Serial mode, the FPGA receives serial configuration data on the rising edge of CCLK and, after loading its configuration, passes additional data out, resynchronized on the next falling edge of CCLK.

Multiple slave devices with identical configurations can be wired with parallel DIN inputs. In this way, multiple devices can be configured simultaneously.

### Serial Daisy Chain

Multiple devices with different configurations can be connected together in a "daisy chain," and a single combined bitstream used to configure the chain of slave devices.

To configure a daisy chain of devices, wire the CCLK pins of all devices in parallel, as shown in [Figure 51 on page 60](#). Connect the DOUT of each device to the DIN of the next. The lead or master FPGA and following slaves each passes resynchronized configuration data coming from a single source. The header data, including the length count,

## Setting CCLK Frequency

For Master modes, CCLK can be generated in either of two frequencies. In the default slow mode, the frequency ranges from 0.5 MHz to 1.25 MHz for XC4000E and XC4000EX devices and from 0.6 MHz to 1.8 MHz for XC4000XL devices. In fast CCLK mode, the frequency ranges from 4 MHz to 10 MHz for XC4000E/EX devices and from 5 MHz to 15 MHz for XC4000XL devices. The frequency is selected by an option when running the bitstream generation software. If an XC4000 Series Master is driving an XC3000- or XC2000-family slave, slow CCLK mode must be used. In addition, an XC4000XL device driving a XC4000E or XC4000EX should use slow mode. Slow mode is the default.

**Table 19: XC4000 Series Data Stream Formats**

| Data Type                   | All Other Modes (D0...) |
|-----------------------------|-------------------------|
| Fill Byte                   | 11111111b               |
| Preamble Code               | 0010b                   |
| Length Count                | COUNT(23:0)             |
| Fill Bits                   | 1111b                   |
| Start Field                 | 0b                      |
| Data Frame                  | DATA(n-1:0)             |
| CRC or Constant Field Check | xxxx (CRC) or 0110b     |
| Extend Write Cycle          | —                       |
| Postamble                   | 01111111b               |
| Start-Up Bytes              | xxh                     |
| Legend:                     |                         |
| Not shaded                  | Once per bitstream      |
| Light                       | Once per data frame     |
| Dark                        | Once per device         |

## Data Stream Format

The data stream (“bitstream”) format is identical for all configuration modes.

The data stream formats are shown in [Table 19](#). Bit-serial data is read from left to right, and byte-parallel data is effectively assembled from this serial bitstream, with the first bit in each byte assigned to D0.

The configuration data stream begins with a string of eight ones, a preamble code, followed by a 24-bit length count and a separator field of ones. This header is followed by the actual configuration data in frames. The length and number of frames depends on the device type (see [Table 20](#) and [Table 21](#)). Each frame begins with a start field and ends with an error check. A postamble code is required to signal the end of data for a single device. In all cases, additional start-up bytes of data are required to provide four clocks for the startup sequence at the end of configuration. Long daisy chains require additional startup bytes to shift the last data through the chain. All startup bytes are don't-cares; these bytes are not included in bitstreams created by the Xilinx software.

A selection of CRC or non-CRC error checking is allowed by the bitstream generation software. The non-CRC error checking tests for a designated end-of-frame field for each frame. For CRC error checking, the software calculates a running CRC and inserts a unique four-bit partial check at the end of each frame. The 11-bit CRC check of the last frame of an FPGA includes the last seven data bits.

Detection of an error results in the suspension of data loading and the pulling down of the  $\overline{\text{INIT}}$  pin. In Master modes, CCLK and address signals continue to operate externally. The user must detect  $\overline{\text{INIT}}$  and initialize a new configuration by pulsing the  $\overline{\text{PROGRAM}}$  pin Low or cycling Vcc.

**Table 20: XC4000E Program Data**

| Device               | XC4003E          | XC4005E          | XC4006E          | XC4008E          | XC4010E          | XC4013E          | XC4020E          | XC4025E            |
|----------------------|------------------|------------------|------------------|------------------|------------------|------------------|------------------|--------------------|
| Max Logic Gates      | 3,000            | 5,000            | 6,000            | 8,000            | 10,000           | 13,000           | 20,000           | 25,000             |
| CLBs<br>(Row x Col.) | 100<br>(10 x 10) | 196<br>(14 x 14) | 256<br>(16 x 16) | 324<br>(18 x 18) | 400<br>(20 x 20) | 576<br>(24 x 24) | 784<br>(28 x 28) | 1,024<br>(32 x 32) |
| I/Os                 | 80               | 112              | 128              | 144              | 160              | 192              | 224              | 256                |
| Flip-Flops           | 360              | 616              | 768              | 936              | 1,120            | 1,536            | 2,016            | 2,560              |
| Bits per Frame       | 126              | 166              | 186              | 206              | 226              | 266              | 306              | 346                |
| Frames               | 428              | 572              | 644              | 716              | 788              | 932              | 1,076            | 1,220              |
| Program Data         | 53,936           | 94,960           | 119,792          | 147,504          | 178,096          | 247,920          | 329,264          | 422,128            |
| PROM Size<br>(bits)  | 53,984           | 95,008           | 119,840          | 147,552          | 178,144          | 247,968          | 329,312          | 422,176            |

- Notes:
1. Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits  
 Number of Frames = (36 x number of columns) + 26 for the left edge + 41 for the right edge + 1  
 Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits  
 PROM Size = Program Data + 40 (header) + 8
  2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value **must** be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header.

**Table 21: XC4000EX/XL Program Data**

| Device                 | XC4002XL      | XC4005           | XC4010           | XC4013           | XC4020           | XC4028             | XC4036             | XC4044             | XC4052             | XC4062             | XC4085             |
|------------------------|---------------|------------------|------------------|------------------|------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Max Logic Gates        | 2,000         | 5,000            | 10,000           | 13,000           | 20,000           | 28,000             | 36,000             | 44,000             | 52,000             | 62,000             | 85,000             |
| CLBs<br>(Row x Column) | 64<br>(8 x 8) | 196<br>(14 x 14) | 400<br>(20 x 20) | 576<br>(24 x 24) | 784<br>(28 x 28) | 1,024<br>(32 x 32) | 1,296<br>(36 x 36) | 1,600<br>(40 x 40) | 1,936<br>(44 x 44) | 2,304<br>(48 x 48) | 3,136<br>(56 x 56) |
| I/Os                   | 64            | 112              | 160              | 192              | 224              | 256                | 288                | 320                | 352                | 384                | 448                |
| Flip-Flops             | 256           | 616              | 1,120            | 1,536            | 2,016            | 2,560              | 3,168              | 3,840              | 4,576              | 5,376              | 7,168              |
| Bits per Frame         | 133           | 205              | 277              | 325              | 373              | 421                | 469                | 517                | 565                | 613                | 709                |
| Frames                 | 459           | 741              | 1,023            | 1,211            | 1,399            | 1,587              | 1,775              | 1,963              | 2,151              | 2,339              | 2,715              |
| Program Data           | 61,052        | 151,910          | 283,376          | 393,580          | 521,832          | 668,124            | 832,480            | 1,014,876          | 1,215,320          | 1,433,804          | 1,924,940          |
| PROM Size<br>(bits)    | 61,104        | 151,960          | 283,424          | 393,632          | 521,880          | 668,172            | 832,528            | 1,014,924          | 1,215,368          | 1,433,852          | 1,924,992          |

- Notes:
1. Bits per frame = (13 x number of rows) + 9 for the top + 17 for the bottom + 8 + 1 start bit + 4 error check bits.  
 Frames = (47 x number of columns) + 27 for the left edge + 52 for the right edge + 4.  
 Program data = (bits per frame x number of frames) + 5 postamble bits.  
 PROM size = (program data + 40 header bits + 8 start bits) rounded up to the nearest byte.
  2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading "ones" at the beginning of the header.

## Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in [Table 19](#). If a frame data error is detected during the loading of the FPGA, the con-

figuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the  $\overline{\text{INIT}}$  pin Low and goes into a Wait state.

During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in [Figure 45](#). The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback data is independent of the current device state. CLB outputs should not be included (Read Capture option not

Low. During this time delay, or as long as the  $\overline{\text{PROGRAM}}$  input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the  $\overline{\text{PROGRAM}}$  pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the  $\overline{\text{INIT}}$  input.

### Initialization

During initialization and configuration, user pins  $\text{HDC}$ ,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and  $\text{DONE}$  provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and  $\text{DONE}$  are held Low and  $\text{HDC}$  is held High starting at the initial application of power.

The open drain  $\overline{\text{INIT}}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250  $\mu\text{s}$  (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{\text{INIT}}$ . Two internal clocks after the  $\overline{\text{INIT}}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded. Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain,  $\text{DOUT}$  is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain  $\overline{\text{INIT}}$  pin Low. After all configuration frames have been loaded into an FPGA,  $\text{DOUT}$  again follows the input data so that the remaining data is passed on to the next device.

### Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the  $\overline{\text{PROGRAM}}$  input, or pull the bidirectional  $\overline{\text{INIT}}$  pin Low, using an open-collector (open-drain) driver. (See [Figure 46 on page 50](#).)

A Low on the  $\overline{\text{PROGRAM}}$  input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as  $\overline{\text{PROGRAM}}$  is Low, the FPGA keeps clearing its configuration memory. When  $\overline{\text{PROGRAM}}$  goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the  $\overline{\text{INIT}}$  input is not externally held Low. Note that a Low on the  $\overline{\text{PROGRAM}}$  input automatically forces a Low on the  $\overline{\text{INIT}}$  output. The XC4000 Series  $\overline{\text{PROGRAM}}$  pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{\text{INIT}}$  Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{\text{INIT}}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250  $\mu\text{s}$  to make sure that any slaves in the optional daisy chain have seen that  $\overline{\text{INIT}}$  is High.

### Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

[Figure 47](#) describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the  $\text{STARTUP}$  library symbol.


### Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence.  $\text{DONE}$  goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility.  $\text{DONE}$  can be programmed to go High one CCLK period before or after the I/O become active. Independent of  $\text{DONE}$ , the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events —  $\text{DONE}$  going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.



X9024

**Figure 47: Start-up Timing**

### **Start-up from a User Clock (STARTUP.CLK)**

When, instead of CCLK, a user-supplied start-up clock is selected, Q1 is used to bridge the unknown phase relationship between CCLK and the user clock. This arbitration causes an unavoidable one-cycle uncertainty in the timing of the rest of the start-up sequence.

### **DONE Goes High to Signal End of Configuration**

XC4000 Series devices read the expected length count from the bitstream and store it in an internal register. The length count varies according to the number of devices and the composition of the daisy chain. Each device also counts the number of CCLKs during configuration.

Two conditions have to be met in order for the DONE pin to go high:

- the chip's internal memory must be full, and
- the configuration length count must be met, *exactly*.

This is important because the counter that determines when the length count is met begins with the very first CCLK, not the first one after the preamble.

Therefore, if a stray bit is inserted before the preamble, or the data source is not ready at the time of the first CCLK, the internal counter that holds the number of CCLKs will be one ahead of the actual number of data bits read. At the end of configuration, the configuration memory will be full, but the number of bits in the internal counter will not match the expected length count.

As a consequence, a Master mode device will continue to send out CCLKs until the internal counter turns over to zero, and then reaches the correct length count a second time. This will take several seconds [ $2^{24} * \text{CCLK period}$ ] — which is sometimes interpreted as the device not configuring at all.

If it is not possible to have the data ready at the time of the first CCLK, the problem can be avoided by increasing the number in the length count by the appropriate value. The *XACT User Guide* includes detailed information about manually altering the length count.

Note that DONE is an open-drain output and does not go High unless an internal pull-up is activated or an external pull-up is attached. The internal pull-up is activated as the default by the bitstream generation software.

### **Release of User I/O After DONE Goes High**

By default, the user I/O are released one CCLK cycle after the DONE pin goes High. If CCLK is not clocked after DONE goes High, the outputs remain in their initial state — 3-stated, with a 50 k $\Omega$  - 100 k $\Omega$  pull-up. The delay from DONE High to active user I/O is controlled by an option to the bitstream generation software.

### **Release of Global Set/Reset After DONE Goes High**

By default, Global Set/Reset (GSR) is released two CCLK cycles after the DONE pin goes High. If CCLK is not clocked twice after DONE goes High, all flip-flops are held in their initial set or reset state. The delay from DONE High to GSR inactive is controlled by an option to the bitstream generation software.

### **Configuration Complete After DONE Goes High**

Three full CCLK cycles are required after the DONE pin goes High, as shown in [Figure 47 on page 53](#). If CCLK is not clocked three times after DONE goes High, readback cannot be initiated and most boundary scan instructions cannot be used.


### **Configuration Through the Boundary Scan Pins**

XC4000 Series devices can be configured through the boundary scan pins. The basic procedure is as follows:

- Power up the FPGA with  $\overline{\text{INIT}}$  held Low (or drive the  $\overline{\text{PROGRAM}}$  pin Low for more than 300 ns followed by a High while holding  $\overline{\text{INIT}}$  Low). Holding  $\overline{\text{INIT}}$  Low allows enough time to issue the CONFIG command to the FPGA. The pin can be used as I/O after configuration if a resistor is used to hold  $\overline{\text{INIT}}$  Low.
- Issue the CONFIG command to the TMS input
- Wait for  $\overline{\text{INIT}}$  to go High
- Sequence the boundary scan Test Access Port to the SHIFT-DR state
- Toggle TCK to clock data into TDI pin.

The user must account for all TCK clock cycles after INIT goes High, as all of these cycles affect the Length Count compare.

For more detailed information, refer to the Xilinx application note XAPP017, “*Boundary Scan in XC4000 Devices*.” This application note also applies to XC4000E and XC4000X devices.



**Figure 49: Readback Schematic Example**

## Readback Options

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

### Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in [Figure 50](#).

### Read Abort


When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

### Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in [Figure 50](#).



**Figure 50: READBACK Symbol in Graphical Editor**

## Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in [Table 19](#), [Table 20](#) and [Table 21](#).

## Readback with the XChecker Cable

The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.

## Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

### Slave Serial Mode


In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.


There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

**Figure 51** shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.




**Figure 51: Master/Slave Serial Mode Circuit Diagram**



|      | Description | Symbol      | Min | Max | Units |
|------|-------------|-------------|-----|-----|-------|
| CCLK | DIN setup   | 1 $T_{DCC}$ | 20  |     | ns    |
|      | DIN hold    | 2 $T_{CCD}$ | 0   |     | ns    |
|      | DIN to DOUT | 3 $T_{CCO}$ |     | 30  | ns    |
|      | High time   | 4 $T_{CCH}$ | 45  |     | ns    |
|      | Low time    | 5 $T_{CCL}$ | 45  |     | ns    |
|      | Frequency   | $F_{CC}$    |     | 10  | MHz   |

Note: Configuration must be delayed until the  $\overline{INIT}$  pins of all daisy-chained FPGAs are High.

**Figure 52: Slave Serial Mode Programming Switching Characteristics**




|      | Description            | Symbol      | Min | Max | Units |
|------|------------------------|-------------|-----|-----|-------|
| RCLK | Delay to Address valid | 1 $T_{RAC}$ | 0   | 200 | ns    |
|      | Data setup time        | 2 $T_{DRC}$ | 60  |     | ns    |
|      | Data hold time         | 3 $T_{RCD}$ | 0   |     | ns    |

Notes: 1. At power-up,  $V_{cc}$  must rise from 2.0 V to  $V_{cc}$  min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until  $V_{cc}$  is valid.

2. The first Data byte is loaded and CCLK starts at the end of the first RCLK active cycle (rising edge).

This timing diagram shows that the EPROM requirements are extremely relaxed. EPROM access time can be longer than 500 ns. EPROM data output has no hold-time requirements.

**Figure 55: Master Parallel Mode Programming Switching Characteristics**



X6097


|       | Description                                      | Symbol       | Min | Max | Units        |
|-------|--------------------------------------------------|--------------|-----|-----|--------------|
| Write | Effective Write time (CS0, WS=Low; RS, CS1=High) | 1 $T_{CA}$   | 100 |     | ns           |
|       | DIN setup time                                   | 2 $T_{DC}$   | 60  |     | ns           |
|       | DIN hold time                                    | 3 $T_{CD}$   | 0   |     | ns           |
| RDY   | RDY/BUSY delay after end of Write or Read        | 4 $T_{WTRB}$ |     | 60  | ns           |
|       | RDY/BUSY active after beginning of Read          | 7            |     | 60  | ns           |
|       | RDY/BUSY Low output (Note 4)                     | 6 $T_{BUSY}$ | 2   | 9   | CCLK periods |

- Notes:
1. Configuration must be delayed until the  $\overline{INIT}$  pins of all daisy-chained FPGAs are High.
  2. The time from the end of  $\overline{WS}$  to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.
  3. CCLK and DOUT timing is tested in slave mode.
  4.  $T_{BUSY}$  indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest  $T_{BUSY}$  occurs when a byte is loaded into an empty parallel-to-serial converter. The longest  $T_{BUSY}$  occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data.

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of  $\overline{WS}$ . RDY/BUSY will go active within 60 ns after the end of  $\overline{WS}$ . A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

**Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics**

## Configuration Switching Characteristics



X1532

### Master Modes (XC4000E/EX)

| Description                |           | Symbol     | Min | Max  | Units                  |
|----------------------------|-----------|------------|-----|------|------------------------|
| Power-On Reset             | M0 = High | $T_{POR}$  | 10  | 40   | ms                     |
|                            | M0 = Low  | $T_{POR}$  | 40  | 130  | ms                     |
| Program Latency            |           | $T_{PI}$   | 30  | 200  | $\mu$ s per CLB column |
| CCLK (output) Delay        |           | $T_{ICCK}$ | 40  | 250  | $\mu$ s                |
| CCLK (output) Period, slow |           | $T_{CCLK}$ | 640 | 2000 | ns                     |
| CCLK (output) Period, fast |           | $T_{CCLK}$ | 80  | 250  | ns                     |

### Master Modes (XC4000XL)

| Description                |           | Symbol     | Min | Max  | Units                  |
|----------------------------|-----------|------------|-----|------|------------------------|
| Power-On Reset             | M0 = High | $T_{POR}$  | 10  | 40   | ms                     |
|                            | M0 = Low  | $T_{POR}$  | 40  | 130  | ms                     |
| Program Latency            |           | $T_{PI}$   | 30  | 200  | $\mu$ s per CLB column |
| CCLK (output) Delay        |           | $T_{ICCK}$ | 40  | 250  | $\mu$ s                |
| CCLK (output) Period, slow |           | $T_{CCLK}$ | 540 | 1600 | ns                     |
| CCLK (output) Period, fast |           | $T_{CCLK}$ | 67  | 200  | ns                     |

### Slave and Peripheral Modes (All)

| Description                    | Symbol     | Min | Max | Units                  |
|--------------------------------|------------|-----|-----|------------------------|
| Power-On Reset                 | $T_{POR}$  | 10  | 33  | ms                     |
| Program Latency                | $T_{PI}$   | 30  | 200 | $\mu$ s per CLB column |
| CCLK (input) Delay (required)  | $T_{ICCK}$ | 4   |     | $\mu$ s                |
| CCLK (input) Period (required) | $T_{CCLK}$ | 100 |     | ns                     |

## Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at <http://www.xilinx.com> for the latest revision of the specifications.

**Table 24: Component Availability Chart for XC4000XL FPGAs**

|          |      | PINS           |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|----------|------|----------------|----------------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
|          |      | TYPE           |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          |      | CODE           |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          |      | 84             | 100            | 100            | 144            | 144                | 160               | 160            | 176            | 176                | 208               | 208            | 240               | 240            | 256           | 299           | 304               | 352           | 411           | 432           | 475           | 559           | 560           |
|          |      | Plast.<br>PLCC | Plast.<br>PQFP | Plast.<br>VQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>TQFP | High-Perf.<br>TQFP | High-Perf.<br>QFP | Plast.<br>PQFP | High-Perf.<br>QFP | Plast.<br>PQFP | Plast.<br>BGA | Ceram.<br>PGA | High-Perf.<br>QFP | Plast.<br>BGA | Ceram.<br>PGA | Plast.<br>BGA | Ceram.<br>PGA | Ceram.<br>PGA | Plast.<br>BGA |
|          |      | PC84           | PQ100          | VQ100          | TQ144          | HT144              | HQ160             | PQ160          | TQ176          | HT176              | HQ208             | PQ208          | HQ240             | PQ240          | BG256         | PG299         | HQ304             | BG352         | PG411         | BG432         | PG475         | PG559         | BG560         |
| XC4002XL | -3   | C I            | C I            | C I            |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -2   | C I            | C I            | C I            |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -1   | C I            | C I            | C I            |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -09C | C              | C              | C              |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4005XL | -3   | C I            | C I            | C I            | C I            |                    |                   | C I            |                |                    |                   | C I            |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -2   | C I            | C              | C I            | C I            |                    |                   | C I            |                |                    |                   | C I            |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -1   | C I            | C I            | C I            | C I            |                    |                   | C I            |                |                    |                   | C I            |                   |                |               |               |                   |               |               |               |               |               |               |
|          | -09C | C              | C              | C              | C              |                    |                   | C              |                |                    |                   | C              |                   |                |               |               |                   |               |               |               |               |               |               |
| XC4010XL | -3   | C I            | C I            |                | C I            |                    |                   | C I            | C I            |                    |                   | C I            |                   |                | C I           |               |                   |               |               |               |               |               |               |
|          | -2   | C I            | C I            |                | C I            |                    |                   | C I            | C I            |                    |                   | C I            |                   |                | C I           |               |                   |               |               |               |               |               |               |
|          | -1   | C I            | C I            |                | C I            |                    |                   | C I            | C I            |                    |                   | C I            |                   |                | C I           |               |                   |               |               |               |               |               |               |
|          | -09C | C              | C              |                | C              |                    |                   | C              | C              |                    |                   | C              |                   |                | C             |               |                   |               |               |               |               |               |               |
| XC4013XL | -3   |                |                |                |                | C I                |                   | C I            |                | C I                |                   | C I            |                   | C I            | C I           |               |                   |               |               |               |               |               |               |
|          | -2   |                |                |                |                | C I                |                   | C I            |                | C I                |                   | C I            |                   | C I            | C I           |               |                   |               |               |               |               |               |               |
|          | -1   |                |                |                |                | C I                |                   | C I            |                | C I                |                   | C I            |                   | C I            | C I           |               |                   |               |               |               |               |               |               |
|          | -09C |                |                |                |                | C                  |                   | C              |                | C                  |                   | C              |                   | C              | C             |               |                   |               |               |               |               |               |               |
| XC4020XL | -3   |                |                |                |                | C I                |                   | C I            |                | C I                |                   | C I            |                   | C I            | C I           |               |                   |               |               |               |               |               |               |
|          | -2   |                |                |                |                | C I                |                   | C I            |                | C I                |                   | C I            |                   | C I            | C I           |               |                   |               |               |               |               |               |               |
|          | -1   |                |                |                |                | C I                |                   | C I            |                | C I                |                   | C I            |                   | C I            | C I           |               |                   |               |               |               |               |               |               |
|          | -09C |                |                |                |                | C                  |                   | C              |                | C                  |                   | C              |                   | C              | C             |               |                   |               |               |               |               |               |               |
| XC4028XL | -3   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                | C I           | C I           | C I               | C I           |               |               |               |               |               |
|          | -2   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                | C I           | C I           | C I               | C I           |               |               |               |               |               |
|          | -1   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                | C I           | C I           | C I               | C I           |               |               |               |               |               |
|          | -09C |                |                |                |                |                    | C                 |                |                |                    | C                 |                | C                 |                | C             | C             | C                 | C             |               |               |               |               |               |
| XC4036XL | -3   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                |               |               | C I               | C I           | C I           | C I           |               |               |               |
|          | -2   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C                 |                |               |               | C I               | C I           | C I           | C I           |               |               |               |
|          | -1   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                |               |               | C I               | C I           | C I           | C I           |               |               |               |
|          | -09C |                |                |                |                |                    | C                 |                |                |                    | C                 |                | C                 |                |               |               | C                 | C             | C             | C             |               |               |               |
| XC4044XL | -3   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                |               |               | C I               | C I           | C I           | C I           |               |               |               |
|          | -2   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                |               |               | C I               | C I           | C I           | C I           |               |               |               |
|          | -1   |                |                |                |                |                    | C I               |                |                |                    | C I               |                | C I               |                |               |               | C I               | C I           | C I           | C I           |               |               |               |
|          | -09C |                |                |                |                |                    | C                 |                |                |                    | C                 |                | C                 |                |               |               | C                 | C             | C             | C             |               |               |               |
| XC4052XL | -3   |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | C I               |               | C I           | C I           |               |               | C I           |
|          | -2   |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | C I               |               | C I           | C I           |               |               | C I           |
|          | -1   |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | C I               |               | C I           | C I           |               |               | C I           |
|          | -09C |                |                |                |                |                    |                   |                |                |                    |                   |                | C                 |                |               |               | C                 |               | C             | C             |               |               | C             |
| XC4062XL | -3   |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | C I               |               |               | C I           | C I           |               | C I           |
|          | -2   |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | C I               |               |               | C I           | C I           |               | C I           |
|          | -1   |                |                |                |                |                    |                   |                |                |                    |                   |                | C I               |                |               |               | C I               |               |               | C I           | C I           |               | C I           |
|          | -09C |                |                |                |                |                    |                   |                |                |                    |                   |                | C                 |                |               |               | C                 |               |               | C             | C             |               | C             |
| XC4085XL | -3   |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | C I           |               | C I           | C I           |
|          | -2   |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | C I           |               | C I           | C I           |
|          | -1   |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | C I           |               | C I           | C I           |
|          | -09C |                |                |                |                |                    |                   |                |                |                    |                   |                |                   |                |               |               |                   |               |               | C             |               | C             | C             |

1/29/99

C = Commercial  $T_J = 0^\circ$  to  $+85^\circ\text{C}$

I = Industrial  $T_J = -40^\circ\text{C}$  to  $+100^\circ\text{C}$