



Welcome to [E-XFL.COM](https://www.e-xfl.com)

Understanding Embedded - FPGAs (Field Programmable Gate Array)

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications,

Details

| | |
|--------------------------------|---|
| Product Status | Obsolete |
| Number of LABs/CLBs | 100 |
| Number of Logic Elements/Cells | 238 |
| Total RAM Bits | 3200 |
| Number of I/O | 61 |
| Number of Gates | 3000 |
| Voltage - Supply | 4.75V ~ 5.25V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 84-LCC (J-Lead) |
| Supplier Device Package | 84-PLCC (29.31x29.31) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc4003e-4pc84c |

Input Thresholds

The input thresholds of 5V devices can be globally configured for either TTL (1.2 V threshold) or CMOS (2.5 V threshold), just like XC2000 and XC3000 inputs. The two global adjustments of input threshold and output level are independent of each other. The XC4000XL family has an input threshold of 1.6V, compatible with both 3.3V CMOS and TTL levels.

Global Signal Access to Logic

There is additional access from global clocks to the F and G function generator inputs.

Configuration Pin Pull-Up Resistors

During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of 4.7 k Ω is recommended.

The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors after configuration.

The PROGRAM input pin has a permanent weak pull-up.

Soft Start-up

Like the XC3000A, XC4000 Series devices have "Soft Start-up." When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. This feature avoids potential ground bounce when all outputs are turned on simultaneously. Immediately after start-up, the slew rate of the individual outputs is, as in the XC4000 family, determined by the individual configuration option.

XC4000 and XC4000A Compatibility

Existing XC4000 bitstreams can be used to configure an XC4000E device. XC4000A bitstreams must be recompiled for use with the XC4000E due to improved routing resources, although the devices are pin-for-pin compatible.

Additional Improvements in XC4000X Only

Increased Routing

New interconnect in the XC4000X includes twenty-two additional vertical lines in each column of CLBs and twelve new horizontal lines in each row of CLBs. The twelve "Quad Lines" in each CLB row and column include optional repowering buffers for maximum speed. Additional high-performance routing near the IOBs enhances pin flexibility.

Faster Input and Output

A fast, dedicated early clock sourced by global clock buffers is available for the IOBs. To ensure synchronization with the regular global clocks, a Fast Capture latch driven by the early clock is available. The input data can be initially loaded into the Fast Capture latch with the early clock, then transferred to the input flip-flop or latch with the low-skew global clock. A programmable delay on the input can be used to avoid hold-time requirements. See "IOB Input Signals" on page 20 for more information.

Latch Capability in CLBs

Storage elements in the XC4000X CLB can be configured as either flip-flops or latches. This capability makes the FPGA highly synthesis-compatible.

IOB Output MUX From Output Clock

A multiplexer in the IOB allows the output clock to select either the output data or the IOB clock enable as the output to the pad. Thus, two different data signals can share a single output pad, effectively doubling the number of device outputs without requiring a larger, more expensive package. This multiplexer can also be configured as an AND-gate to implement a very fast pin-to-pin path. See "IOB Output Signals" on page 23 for more information.

Additional Address Bits

Larger devices require more bits of configuration data. A daisy chain of several large XC4000X devices may require a PROM that cannot be addressed by the eighteen address bits supported in the XC4000E. The XC4000X Series therefore extends the addressing in Master Parallel configuration mode to 22 bits.

Detailed Functional Description

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

Basic Building Blocks

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in **Figure 1**. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.

Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

Function Generators

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- any single function of five variables
- any function of four variables together with some functions of six variables
- some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

1. When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.




Figure 7: 16x1 Edge-Triggered Dual-Port RAM

Figure 8 shows the write timing for level-sensitive, single-port RAM.

The relationships between CLB pins and RAM inputs and outputs for single-port level-sensitive mode are shown in Table 7.

Figure 9 and Figure 10 show block diagrams of a CLB configured as 16x2 and 32x1 level-sensitive, single-port RAM.

Initializing RAM at Configuration

Both RAM and ROM implementations of the XC4000 Series devices are initialized during configuration. The initial contents are defined via an INIT attribute or property

attached to the RAM or ROM symbol, as described in the schematic library guide. If not defined, all RAM contents are initialized to all zeros, by default.

RAM initialization occurs only during configuration. The RAM content is not affected by Global Set/Reset.

Table 7: Single-Port Level-Sensitive RAM Signals

| RAM Signal | CLB Pin | Function |
|------------|----------------|--------------|
| D | D0 or D1 | Data In |
| A[3:0] | F1-F4 or G1-G4 | Address |
| WE | WE | Write Enable |
| O | F' or G' | Data Out |




Figure 8: Level-Sensitive RAM Write Timing




Figure 15: Simplified Block Diagram of XC4000E IOB




Figure 16: Simplified Block Diagram of XC4000X IOB (shaded areas indicate differences from XC4000E)

Table 8: Supported Sources for XC4000 Series Device Inputs

| Source | XC4000E/EX Series Inputs | | XC4000XL Series Inputs |
|--|--------------------------|-----------------|------------------------|
| | 5 V, TTL | 5 V, CMOS | 3.3 V CMOS |
| Any device, V _{CC} = 3.3 V, CMOS outputs | ✓ | Unreliable Data | ✓ |
| XC4000 Series, V _{CC} = 5 V, TTL outputs | ✓ | | ✓ |
| Any device, V _{CC} = 5 V, TTL outputs (V _{oh} ≤ 3.7 V) | ✓ | | ✓ |
| Any device, V _{CC} = 5 V, CMOS outputs | ✓ | ✓ | ✓ |

XC4000XL 5-Volt Tolerant I/Os

The I/Os on the XC4000XL are fully 5-volt tolerant even though the V_{CC} is 3.3 volts. This allows 5 V signals to directly connect to the XC4000XL inputs without damage, as shown in Table 8. In addition, the 3.3 volt V_{CC} can be applied before or after 5 volt signals are applied to the I/Os. This makes the XC4000XL immune to power supply sequencing problems.


Registered Inputs

The I1 and I2 signals that exit the block can each carry either the direct or registered input signal.

The input and output storage elements in each IOB have a common clock enable input, which, through configuration, can be activated individually for the input or output flip-flop, or both. This clock enable operates exactly like the EC pin on the XC4000 Series CLB. It cannot be inverted within the IOB.

The storage element behavior is shown in Table 9.

Table 9: Input Register Functionality (active rising edge is shown)

| Mode | Clock | Clock Enable | D | Q |
|-----------------|---|--------------|---|----|
| Power-Up or GSR | X | X | X | SR |
| Flip-Flop |  | 1* | D | D |
| | 0 | X | X | Q |
| Latch | 1 | 1* | X | Q |
| | 0 | 1* | D | D |
| Both | X | 0 | X | Q |

Legend:

X 

SR

0*

1*

Don't care
Rising edge

Set or Reset value. Reset is default.

Input is Low or unconnected (default value)

Input is High or unconnected (default value)

Optional Delay Guarantees Zero Hold Time

The data input to the register can optionally be delayed by several nanoseconds. With the delay enabled, the setup time of the input flip-flop is increased so that normal clock routing does not result in a positive hold-time requirement. A positive hold time requirement can lead to unreliable, temperature- or processing-dependent operation.

The input flip-flop setup time is defined between the data measured at the device I/O pin and the clock input at the IOB (not at the clock pin). Any routing delay from the device clock pin to the clock input of the IOB must, therefore, be subtracted from this setup time to arrive at the real setup time requirement relative to the device pins. A short specified setup time might, therefore, result in a negative setup time at the device pins, i.e., a positive hold-time requirement.

When a delay is inserted on the data line, more clock delay can be tolerated without causing a positive hold-time requirement. Sufficient delay eliminates the possibility of a data hold-time requirement at the external pin. The maximum delay is therefore inserted as the default.

The XC4000E IOB has a one-tap delay element: either the delay is inserted (default), or it is not. The delay guarantees a zero hold time with respect to clocks routed through any of the XC4000E global clock buffers. (See "Global Nets and Buffers (XC4000E only)" on page 35 for a description of the global clock buffers in the XC4000E.) For a shorter input register setup time, with non-zero hold, attach a NODELAY attribute or property to the flip-flop.

The XC4000X IOB has a two-tap delay element, with choices of a full delay, a partial delay, or no delay. The attributes or properties used to select the desired delay are shown in Table 10. The choices are no added attribute, MEDDELAY, and NODELAY. The default setting, with no added attribute, ensures no hold time with respect to any of the XC4000X clock buffers, including the Global Low-Skew buffers. MEDDELAY ensures no hold time with respect to the Global Early buffers. Inputs with NODELAY may have a positive hold time with respect to all clock buffers. For a description of each of these buffers, see "Global Nets and Buffers (XC4000X only)" on page 37.

Table 10: XC4000X IOB Input Delay Element

| Value | When to Use |
|--|---|
| full delay (default, no attribute added) | Zero Hold with respect to Global Low-Skew Buffer, Global Early Buffer |
| MEDDELAY | Zero Hold with respect to Global Early Buffer |
| NODELAY | Short Setup, positive Hold time |

Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in [Table 12](#).

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See [Figure 18](#).)

Table 12: Supported Destinations for XC4000 Series Outputs

| Destination | XC4000 Series Outputs | | |
|--|-----------------------|----------|-------------------|
| | 3.3 V, CMOS | 5 V, TTL | 5 V, CMOS |
| Any typical device, Vcc = 3.3 V, CMOS-threshold inputs | ✓ | ✓ | some ¹ |
| Any device, Vcc = 5 V, TTL-threshold inputs | ✓ | ✓ | ✓ |
| Any device, Vcc = 5 V, CMOS-threshold inputs | Unreliable Data | | ✓ |

1. Only if destination device has 5-V tolerant inputs



Figure 18: Open-Drain Output

Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal

Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.

XC4000 Series devices have a feature called “Soft Start-up,” designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

Global Three-State

A separate Global 3-State line (not shown in [Figure 15](#) or [Figure 16](#)) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See [Figure 2 on page 11](#) for details.

Alternatively, GTS can be driven from any internal node.

Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in [Figure 16 on page 21](#), the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of [Figure 16](#).

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in [Figure 19](#). The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in [Figure 16](#), the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in [Figure 20](#).




Figure 19: Fast Pin-to-Pin Path in XC4000X



Figure 20: AND & MUX Symbols in XC4000X IOB

Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 kΩ – 100 kΩ. This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See [Table 22 on page 58](#) for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or un-bonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

Independent Clocks


Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in ["Global Nets and Buffers \(XC4000X only\)" on page 37](#).


Global Set/Reset

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set



X6604

Figure 34: XC4000E Global Net Distribution



X9018

Figure 35: XC4000X Global Net Distribution

Table 16: Pin Descriptions

| Pin Name | I/O During Config. | I/O After Config. | Pin Description |
|--|--------------------|------------------------------|---|
| Permanently Dedicated Pins | | | |
| VCC | I | I | Eight or more (depending on package) connections to the nominal +5 V supply voltage (+3.3 V for low-voltage devices). All must be connected, and each must be decoupled with a 0.01 - 0.1 μ F capacitor to Ground. |
| GND | I | I | Eight or more (depending on package type) connections to Ground. All must be connected. |
| CCLK | I or O | I | During configuration, Configuration Clock (CCLK) is an output in Master modes or Asynchronous Peripheral mode, but is an input in Slave mode and Synchronous Peripheral mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on XC4000 Series devices, except during Readback. See “Violating the Maximum High and Low Time Specification for the Readback Clock” on page 56 for an explanation of this exception. |
| DONE | I/O | O | DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the XACTstep program that creates the configuration bitstream. The resistor is included by default. |
| $\overline{\text{PROGRAM}}$ | I | I | PROGRAM is an active Low input that forces the FPGA to clear its configuration memory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT. The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to Vcc. |
| User I/O Pins That Can Have Special Functions | | | |
| RDY/ $\overline{\text{BUSY}}$ | O | I/O | During Peripheral mode configuration, this pin indicates when it is appropriate to write another byte of data into the FPGA. The same status is also available on D7 in Asynchronous Peripheral mode, if a read operation is performed when the device is selected. After configuration, RDY/ $\overline{\text{BUSY}}$ is a user-programmable I/O pin. RDY/ $\overline{\text{BUSY}}$ is pulled High with a high-impedance pull-up prior to $\overline{\text{INIT}}$ going High. |
| $\overline{\text{RCLK}}$ | O | I/O | During Master Parallel configuration, each change on the A0-A17 outputs (A0 - A21 for XC4000X) is preceded by a rising edge on $\overline{\text{RCLK}}$, a redundant output signal. $\overline{\text{RCLK}}$ is useful for clocked PROMs. It is rarely used during configuration. After configuration, $\overline{\text{RCLK}}$ is a user-programmable I/O pin. |
| M0, M1, M2 | I | I (M0), O (M1), I (M2) | As Mode inputs, these pins are sampled after $\overline{\text{INIT}}$ goes High to determine the configuration mode to be used. After configuration, M0 and M2 can be used as inputs, and M1 can be used as a 3-state output. These three pins have no associated input or output registers. During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of 4.7 k Ω is recommended. These pins can only be used as inputs or outputs when called out by special schematic definitions. To use these pins, place the library components MD0, MD1, and MD2 instead of the usual pad symbols. Input or output buffers must still be used. |
| TDO | O | O | If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. This pin can be user output only when called out by special schematic definitions. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used. |




Figure 41: XC4000 Series Boundary Scan Logic

Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in [Table 17](#).

Bit Sequence

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in [Figure 42](#). The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.


BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

Including Boundary Scan in a Schematic

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in [Figure 43](#).

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.




X9024

Figure 47: Start-up Timing

XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



X1790

6

E/EX

| | Description | Symbol | Min | Max | Units |
|-----------|--|--------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 T_{RTRC} | 200 | - | ns |
| | rdbk.TRIG hold to initiate and abort Readback | 2 T_{RCRT} | 50 | - | ns |
| rdclk.1 | rdbk.DATA delay | 7 T_{RCRD} | - | 250 | ns |
| | rdbk.RIP delay | 6 T_{RCRR} | - | 250 | ns |
| | High time | 5 T_{RCH} | 250 | 500 | ns |
| | Low time | 4 T_{RCL} | 250 | 500 | ns |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

XL

| | Description | Symbol | Min | Max | Units |
|-----------|--|--------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 T_{RTRC} | 200 | - | ns |
| | rdbk.TRIG hold to initiate and abort Readback | 2 T_{RCRT} | 50 | - | ns |
| rdclk.1 | rdbk.DATA delay | 7 T_{RCRD} | - | 250 | ns |
| | rdbk.RIP delay | 6 T_{RCRR} | - | 250 | ns |
| | High time | 5 T_{RCH} | 250 | 500 | ns |
| | Low time | 4 T_{RCL} | 250 | 500 | ns |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

Configuration Timing

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

Slave Serial Mode

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.





Figure 51: Master/Slave Serial Mode Circuit Diagram



| | Description | Symbol | | Min | Max | Units |
|------|-------------|--------|------------------|-----|-----|-------|
| CCLK | DIN setup | 1 | T _{DCC} | 20 | | ns |
| | DIN hold | 2 | T _{CCD} | 0 | | ns |
| | DIN to DOUT | 3 | T _{CCO} | | 30 | ns |
| | High time | 4 | T _{CCH} | 45 | | ns |
| | Low time | 5 | T _{CCL} | 45 | | ns |
| | Frequency | | F _{CC} | | 10 | MHz |

Note: Configuration must be delayed until the $\overline{\text{INIT}}$ pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics

Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.


In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight.

For actual timing values please refer to “[Configuration Switching Characteristics](#)” on [page 68](#). Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either $\overline{\text{LDC}}$ or DONE. Using $\overline{\text{LDC}}$ avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but $\overline{\text{LDC}}$ is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

[Figure 51 on page 60](#) shows a full master/slave system. The leftmost device is in Master Serial mode.


Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).



| | Description | Symbol | Min | Max | Units |
|------|-------------|---------------------|-----|-----|-------|
| CCLK | DIN setup | 1 T_{DSCK} | 20 | | ns |
| | DIN hold | 2 T_{CKDS} | 0 | | ns |

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.
2. Master Serial mode timing is based on testing in slave mode.

Figure 53: Master Serial Mode Programming Switching Characteristics




X6096

| | Description | Symbol | Min | Max | Units |
|------|------------------------|-----------|-----|-----|---------|
| CCLK | INIT (High) setup time | T_{IC} | 5 | | μs |
| | D0 - D7 setup time | T_{DC} | 60 | | ns |
| | D0 - D7 hold time | T_{CD} | 0 | | ns |
| | CCLK High time | T_{CCH} | 50 | | ns |
| | CCLK Low time | T_{CCL} | 60 | | ns |
| | CCLK Frequency | F_{CC} | | 8 | MHz |

- Notes:
1. Peripheral Synchronous mode can be considered Slave Parallel mode. An external CCLK provides timing, clocking in the **first** data byte on the **second** rising edge of CCLK after INIT goes High. Subsequent data bytes are clocked in on every eighth consecutive rising edge of CCLK.
 2. The RDY/BUSY line goes High for one CCLK period after data has been clocked in, although synchronous operation does not require such a response.
 3. The pin name RDY/BUSY is a misnomer. In Synchronous Peripheral mode this is really an ACKNOWLEDGE signal.
 4. Note that data starts to shift out serially on the DOUT pin 0.5 CCLK periods after it was loaded in parallel. Therefore, additional CCLK pulses are clearly required after the last byte has been loaded.

Figure 57: Synchronous Peripheral Mode Programming Switching Characteristics



X6097


| | Description | Symbol | Min | Max | Units |
|-------|--|--------------|-----|-----|--------------|
| Write | Effective Write time (CS0, WS=Low; RS, CS1=High) | 1 T_{CA} | 100 | | ns |
| | DIN setup time | 2 T_{DC} | 60 | | ns |
| | DIN hold time | 3 T_{CD} | 0 | | ns |
| RDY | RDY/BUSY delay after end of Write or Read | 4 T_{WTRB} | | 60 | ns |
| | RDY/BUSY active after beginning of Read | 7 | | 60 | ns |
| | RDY/BUSY Low output (Note 4) | 6 T_{BUSY} | 2 | 9 | CCLK periods |

- Notes:
1. Configuration must be delayed until the \overline{INIT} pins of all daisy-chained FPGAs are High.
 2. The time from the end of \overline{WS} to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.
 3. CCLK and DOUT timing is tested in slave mode.
 4. T_{BUSY} indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T_{BUSY} occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T_{BUSY} occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data.

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of \overline{WS} . RDY/BUSY will go active within 60 ns after the end of \overline{WS} . A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics

Configuration Switching Characteristics



X1532

Master Modes (XC4000E/EX)

| Description | | Symbol | Min | Max | Units |
|----------------------------|-----------|------------|-----|------|------------------------|
| Power-On Reset | M0 = High | T_{POR} | 10 | 40 | ms |
| | M0 = Low | T_{POR} | 40 | 130 | ms |
| Program Latency | | T_{PI} | 30 | 200 | μ s per CLB column |
| CCLK (output) Delay | | T_{ICCK} | 40 | 250 | μ s |
| CCLK (output) Period, slow | | T_{CCLK} | 640 | 2000 | ns |
| CCLK (output) Period, fast | | T_{CCLK} | 80 | 250 | ns |

Master Modes (XC4000XL)

| Description | | Symbol | Min | Max | Units |
|----------------------------|-----------|------------|-----|------|------------------------|
| Power-On Reset | M0 = High | T_{POR} | 10 | 40 | ms |
| | M0 = Low | T_{POR} | 40 | 130 | ms |
| Program Latency | | T_{PI} | 30 | 200 | μ s per CLB column |
| CCLK (output) Delay | | T_{ICCK} | 40 | 250 | μ s |
| CCLK (output) Period, slow | | T_{CCLK} | 540 | 1600 | ns |
| CCLK (output) Period, fast | | T_{CCLK} | 67 | 200 | ns |

Slave and Peripheral Modes (All)

| Description | | Symbol | Min | Max | Units |
|--------------------------------|--|------------|-----|-----|------------------------|
| Power-On Reset | | T_{POR} | 10 | 33 | ms |
| Program Latency | | T_{PI} | 30 | 200 | μ s per CLB column |
| CCLK (input) Delay (required) | | T_{ICCK} | 4 | | μ s |
| CCLK (input) Period (required) | | T_{CCLK} | 100 | | ns |

Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at <http://www.xilinx.com> for the latest revision of the specifications.

Table 24: Component Availability Chart for XC4000XL FPGAs

| | | PINS | | | | | | | | | | | | | | | | | | | | | |
|----------------|----------------|------|-------|----------------|----------------|--------------------|-------------------|----------------|----------------|--------------------|-------------------|----------------|-------------------|----------------|---------------|---------------|-------------------|---------------|---------------|---------------|---------------|---------------|---------------|
| | | | | TYPE | | | | | | | | | | | | | | | | | | | |
| | | CODE | | 84 | 100 | 100 | 144 | 144 | 160 | 160 | 176 | 176 | 208 | 208 | 240 | 240 | 256 | 299 | 304 | 352 | 411 | 432 | 475 |
| Plast. PLCC | Plast. PQFP | | | Plast. VQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | Plast. TQFP | High-Perf. TQFP | High-Perf. QFP | Plast. PQFP | High-Perf. QFP | Plast. PQFP | Plast. BGA | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA | Ceram. PGA | Ceram. PGA | Plast. BGA |
| | | PC84 | PQ100 | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | PG299 | HQ304 | BG352 | PG411 | BG432 | PG475 | PG559 | BG560 |
| XC4002XL | -3 | C I | C I | C I | | | | | | | | | | | | | | | | | | | |
| | -2 | C I | C I | C I | | | | | | | | | | | | | | | | | | | |
| | -1 | C I | C I | C I | | | | | | | | | | | | | | | | | | | |
| | -09C | C | C | C | | | | | | | | | | | | | | | | | | | |
| XC4005XL | -3 | C I | C I | C I | C I | | | C I | | | | C I | | | | | | | | | | | |
| | -2 | C I | C | C I | C I | | | C I | | | | C I | | | | | | | | | | | |
| | -1 | C I | C I | C I | C I | | | C I | | | | C I | | | | | | | | | | | |
| | -09C | C | C | C | C | | | C | | | | C | | | | | | | | | | | |
| XC4010XL | -3 | C I | C I | | C I | | | C I | C I | | | C I | | | C I | | | | | | | | |
| | -2 | C I | C I | | C I | | | C I | C I | | | C I | | | C I | | | | | | | | |
| | -1 | C I | C I | | C I | | | C I | C I | | | C I | | | C I | | | | | | | | |
| | -09C | C | C | | C | | | C | C | | | C | | | C | | | | | | | | |
| XC4013XL | -3 | | | | | C I | | C I | | C I | | C I | | C I | C I | | | | | | | | |
| | -2 | | | | | C I | | C I | | C I | | C I | | C I | C I | | | | | | | | |
| | -1 | | | | | C I | | C I | | C I | | C I | | C I | C I | | | | | | | | |
| | -09C | | | | | C | | C | | C | | C | | C | C | | | | | | | | |
| XC4020XL | -3 | | | | | C I | | C I | | C I | | C I | | C I | C I | | | | | | | | |
| | -2 | | | | | C I | | C I | | C I | | C I | | C I | C I | | | | | | | | |
| | -1 | | | | | C I | | C I | | C I | | C I | | C I | C I | | | | | | | | |
| | -09C | | | | | C | | C | | C | | C | | C | C | | | | | | | | |
| XC4028XL | -3 | | | | | | C I | | | | C I | | C I | | C I | C I | C I | C I | | | | | |
| | -2 | | | | | | C I | | | | C I | | C I | | C I | C I | C I | C I | | | | | |
| | -1 | | | | | | C I | | | | C I | | C I | | C I | C I | C I | C I | | | | | |
| | -09C | | | | | | C | | | | C | | C | | C | C | C | C | | | | | |
| XC4036XL | -3 | | | | | | C I | | | | C I | | C I | | | | C I | C I | C I | C I | | | |
| | -2 | | | | | | C I | | | | C I | | C | | | | C I | C I | C I | C I | | | |
| | -1 | | | | | | C I | | | | C I | | C I | | | | C I | C I | C I | C I | | | |
| | -09C | | | | | | C | | | | C | | C | | | | C | C | C | C | | | |
| XC4044XL | -3 | | | | | | C I | | | | C I | | C I | | | | C I | C I | C I | C I | | | |
| | -2 | | | | | | C I | | | | C I | | C I | | | | C I | C I | C I | C I | | | |
| | -1 | | | | | | C I | | | | C I | | C I | | | | C I | C I | C I | C I | | | |
| | -09C | | | | | | C | | | | C | | C | | | | C | C | C | C | | | |
| XC4052XL | -3 | | | | | | | | | | | | C I | | | | C I | | C I | C I | | | C I |
| | -2 | | | | | | | | | | | | C I | | | | C I | | C I | C I | | | C I |
| | -1 | | | | | | | | | | | | C I | | | | C I | | C I | C I | | | C I |
| | -09C | | | | | | | | | | | | C | | | | C | | C | C | | | C |
| XC4062XL | -3 | | | | | | | | | | | | C I | | | | C I | | | C I | C I | | C I |
| | -2 | | | | | | | | | | | | C I | | | | C I | | | C I | C I | | C I |
| | -1 | | | | | | | | | | | | C I | | | | C I | | | C I | C I | | C I |
| | -09C | | | | | | | | | | | | C | | | | C | | | C | C | | C |
| XC4085XL | -3 | | | | | | | | | | | | | | | | | | | C I | | C I | C I |
| | -2 | | | | | | | | | | | | | | | | | | | C I | | C I | C I |
| | -1 | | | | | | | | | | | | | | | | | | | C I | | C I | C I |
| | -09C | | | | | | | | | | | | | | | | | | | C | | C | C |

1/29/99

C = Commercial $T_J = 0^\circ$ to $+85^\circ\text{C}$

I = Industrial $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$

Table 25: Component Availability Chart for XC4000E FPGAs

| | PINS | TYPE | CODE | 84 | 100 | 100 | 120 | 144 | 156 | 160 | 191 | 208 | 208 | 223 | 225 | 240 | 240 | 299 | 304 |
|---------|------|------|------|-------------|-------------|-------------|------------|-------------|------------|-------------|------------|----------------|-------------|------------|------------|----------------|-------------|------------|---------------|
| | | | | Plast. PLCC | Plast. PQFP | Plast. VQFP | Ceram. PGA | Plast. TQFP | Ceram. PGA | Plast. PQFP | Ceram. PGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | Plast. BGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | High-Perf. QF |
| | | | | PC84 | PQ100 | VQ100 | PG120 | TQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 |
| XC4003E | -4 | C I | C I | C I | C I | | | | | | | | | | | | | | |
| | -3 | C I | C I | C I | C I | | | | | | | | | | | | | | |
| | -2 | C I | C I | C I | C I | | | | | | | | | | | | | | |
| | -1 | C | C | C | C | | | | | | | | | | | | | | |
| XC4005E | -4 | C I | C I | | | | | C I | C I | C I | | | C I | | | | | | |
| | -3 | C I | C I | | | | | C I | C I | C I | | | C I | | | | | | |
| | -2 | C I | C I | | | | | C I | C I | C I | | | C I | | | | | | |
| | -1 | C | C | | | | | C | C | C | | | C | | | | | | |
| XC4006E | -4 | C I | | | | | | C I | C I | C I | | | C I | | | | | | |
| | -3 | C I | | | | | | C I | C I | C I | | | C I | | | | | | |
| | -2 | C I | | | | | | C I | C I | C I | | | C I | | | | | | |
| | -1 | C | | | | | | C | C | C | | | C | | | | | | |
| XC4008E | -4 | C I | | | | | | | | C I | C I | | C I | | | | | | |
| | -3 | C I | | | | | | | | C I | C I | | C I | | | | | | |
| | -2 | C I | | | | | | | | C I | C I | | C I | | | | | | |
| | -1 | C | | | | | | | | C | C | | C | | | | | | |
| XC4010E | -4 | C I | | | | | | | | C I | C I | C I | C I | | | C I | | | |
| | -3 | C I | | | | | | | | C I | C I | C I | C I | | | C I | | | |
| | -2 | C I | | | | | | | | C I | C I | C I | C I | | | C I | | | |
| | -1 | C | | | | | | | | C | C | C | C | | | C | | | |
| XC4013E | -4 | | | | | | | | | C I | | C I | C I | C I | C I | C I | C I | | |
| | -3 | | | | | | | | | C I | | C I | C I | C I | C I | C I | C I | | |
| | -2 | | | | | | | | | C I | | C I | C I | C I | C I | C I | C I | | |
| | -1 | | | | | | | | | C | | C | C | C | C | C | C | | |
| XC4020E | -4 | | | | | | | | | | | C I | | C I | | C I | | | |
| | -3 | | | | | | | | | | | C I | | C I | | C I | | | |
| | -2 | | | | | | | | | | | C I | | C I | | C I | | | |
| | -1 | | | | | | | | | | | C | | C | | C | | | |
| XC4025E | -4 | | | | | | | | | | | | | C I | | C I | | C I | C I |
| | -3 | | | | | | | | | | | | | C I | | C I | | C I | C I |
| | -2 | | | | | | | | | | | | | C | | C | | C | C |

1/29/99

C = Commercial $T_J = 0^\circ$ to $+85^\circ\text{C}$

I = Industrial $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$

Table 26: Component Availability Chart for XC4000EX FPGAs

| | PINS | TYPE | CODE | 208 | 240 | 299 | 304 | 352 | 411 | 432 |
|----------|------|------|------|----------------|----------------|------------|----------------|------------|------------|------------|
| | | | | High-Perf. QFP | High-Perf. QFP | Ceram. PGA | High-Perf. QFP | Plast. BGA | Ceram. PGA | Plast. BGA |
| | | | | HQ208 | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |
| XC4028EX | -4 | C I | C I | C I | C I | C I | C I | C I | | |
| | -3 | C I | C I | C I | C I | C I | C I | C I | | |
| | -2 | C | C | C | C | C | C | C | | |
| XC4036EX | -4 | | | C I | C I | | C I | C I | C I | C I |
| | -3 | | | C I | C I | | C I | C I | C I | C I |
| | -2 | | | C | C | | C | C | C | C |

1/29/99

C = Commercial $T_J = 0^\circ$ to $+85^\circ\text{C}$

I = Industrial $T_J = -40^\circ\text{C}$ to $+100^\circ\text{C}$

User I/O Per Package

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at <http://www.xilinx.com> for the latest revision of the specifications.

Table 27: User I/O Chart for XC4000XL FPGAs

| Device | Max I/O | Maximum User Accessible I/O by Package Type | | | | | | | | | | | | | | | | | | | | | |
|----------|---------|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| | | PC84 | PQ100 | VQ100 | TQ144 | HT144 | HQ160 | PQ160 | TQ176 | HT176 | HQ208 | PQ208 | HQ240 | PQ240 | BG256 | PG299 | HQ304 | BG352 | PG411 | BG432 | PG475 | PG559 | BG560 |
| XC4002XL | 64 | 61 | 64 | 64 | | | | | | | | | | | | | | | | | | | |
| XC4005XL | 112 | 61 | 77 | 77 | 112 | | | 112 | | | | 112 | | | | | | | | | | | |
| XC4010XL | 160 | 61 | 77 | | 113 | | | 129 | 145 | | | 160 | | | 160 | | | | | | | | |
| XC4013XL | 192 | | | | | 113 | | 129 | | 145 | | 160 | | 192 | 192 | | | | | | | | |
| XC4020XL | 224 | | | | | 113 | | 129 | | 145 | | 160 | | 192 | 205 | | | | | | | | |
| XC4028XL | 256 | | | | | | 129 | | | | 160 | | 193 | | 205 | 256 | 256 | 256 | | | | | |
| XC4036XL | 288 | | | | | | 129 | | | | 160 | | 193 | | | | 256 | 288 | 288 | 288 | | | |
| XC4044XL | 320 | | | | | | 129 | | | | 160 | | 193 | | | | 256 | 289 | 320 | 320 | | | |
| XC4052XL | 352 | | | | | | | | | | | | 193 | | | | 256 | | 352 | 352 | | | 352 |
| XC4062XL | 384 | | | | | | | | | | | | 193 | | | | 256 | | | 352 | 384 | | 384 |
| XC4085XL | 448 | | | | | | | | | | | | | | | | | | | 352 | | 448 | 448 |

1/29/99

Table 28: User I/O Chart for XC4000E FPGAs

| Device | Max I/O | Maximum User Accessible I/O by Package Type | | | | | | | | | | | | | | | |
|---------|---------|---|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|-------|
| | | PC84 | PQ100 | VQ100 | PG120 | TQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 |
| XC4003E | 80 | 61 | 77 | 77 | 80 | | | | | | | | | | | | |
| XC4005E | 112 | 61 | 77 | | | 112 | 112 | 112 | | | 112 | | | | | | |
| XC4006E | 128 | 61 | | | | 113 | 125 | 128 | | | 128 | | | | | | |
| XC4008E | 144 | 61 | | | | | | 129 | 144 | | 144 | | | | | | |
| XC4010E | 160 | 61 | | | | | | 129 | 160 | 160 | 160 | | 160 | | | | |
| XC4013E | 192 | | | | | | | 129 | | 160 | 160 | 192 | 192 | 192 | 192 | | |
| XC4020E | 224 | | | | | | | | | 160 | | 192 | | 193 | | | |
| XC4025E | 256 | | | | | | | | | | | 192 | | 193 | | 256 | 256 |

1/29/99

Table 29: User I/O Chart for XC4000EX FPGAs

| Device | Max I/O | Maximum User Accessible I/O by Package Type | | | | | | |
|----------|---------|---|-------|-------|-------|-------|-------|-------|
| | | HQ208 | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |
| XC4028EX | 256 | 160 | 193 | 256 | 256 | 256 | | |
| XC4036EX | 288 | | 193 | | 256 | 288 | 288 | 288 |

1/29/99