E·XFL



Welcome to E-XFL.COM

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

| Details | |
|--------------------------------|--|
| Product Status | Obsolete |
| Number of LABs/CLBs | 196 |
| Number of Logic Elements/Cells | 466 |
| Total RAM Bits | 6272 |
| Number of I/O | 112 |
| Number of Gates | 5000 |
| Voltage - Supply | 3V ~ 3.6V |
| Mounting Type | Surface Mount |
| Operating Temperature | 0°C ~ 85°C (TJ) |
| Package / Case | 160-BQFP |
| Supplier Device Package | 160-PQFP (28x28) |
| Purchase URL | https://www.e-xfl.com/product-detail/xilinx/xc4005xl-2pq160c |
| | |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

Detailed Functional Description

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

Basic Building Blocks

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs. Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

Function Generators

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables¹
- any single function of five variables
- any function of four variables together with some functions of six variables
- some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

^{1.} When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.



Supported CLB memory configurations and timing modes for single- and dual-port modes are shown in Table 3.

XC4000 Series devices are the first programmable logic devices with edge-triggered (synchronous) and dual-port RAM accessible to the user. Edge-triggered RAM simplifies system timing. Dual-port RAM doubles the effective throughput of FIFO applications. These features can be individually programmed in any XC4000 Series CLB.

Advantages of On-Chip and Edge-Triggered RAM

The on-chip RAM is extremely fast. The read access time is the same as the logic delay. The write access time is slightly slower. Both access times are much faster than any off-chip solution, because they avoid I/O delays.

Edge-triggered RAM, also called synchronous RAM, is a feature never before available in a Field Programmable Gate Array. The simplicity of designing with edge-triggered RAM, and the markedly higher achievable performance, add up to a significant improvement over existing devices with on-chip RAM.

Three application notes are available from Xilinx that discuss edge-triggered RAM: "*XC4000E Edge-Triggered and Dual-Port RAM Capability*," "*Implementing FIFOs in XC4000E RAM*," and "*Synchronous and Asynchronous FIFO Designs*." All three application notes apply to both XC4000E and XC4000X RAM.

Table 3: Supported RAM Modes

| | 16 x 1 | 16 x 2 | 32 x 1 | Edge- Triggered Timing | Level- Sensitive Timing |
|-------------|--------------|--------------|--------------|------------------------------|-------------------------------|
| Single-Port | | \checkmark | | \checkmark | |
| Dual-Port | | | | \checkmark | |

RAM Configuration Options

The function generators in any CLB can be configured as RAM arrays in the following sizes:

- Two 16x1 RAMs: two data inputs and two data outputs with identical or, if preferred, different addressing for each RAM
- One 32x1 RAM: one data input and one data output.

One F or G function generator can be configured as a 16x1 RAM while the other function generators are used to implement any function of up to 5 inputs.

Additionally, the XC4000 Series RAM may have either of two timing modes:

- Edge-Triggered (Synchronous): data written by the designated edge of the CLB clock. WE acts as a true clock enable.
- Level-Sensitive (Asynchronous): an external WE signal acts as the write strobe.

The selected timing mode applies to both function generators within a CLB when both are configured as RAM.

The number of read ports is also programmable:

- Single Port: each function generator has a common read and write port
- Dual Port: both function generators are configured together as a single 16x1 dual-port RAM with one write port and two read ports. Simultaneous read and write operations to the same or different addresses are supported.

RAM configuration options are selected by placing the appropriate library symbol.

Choosing a RAM Configuration Mode

The appropriate choice of RAM mode for a given design should be based on timing and resource requirements, desired functionality, and the simplicity of the design process. Recommended usage is shown in Table 4.

The difference between level-sensitive, edge-triggered, and dual-port RAM is only in the write operation. Read operation and timing is identical for all modes of operation.

Table 4: RAM Mode Selection

| | Level-Sens itive | Edge-Trigg ered | Dual-Port Edge-Trigg ered |
|----------------------------|---------------------|--------------------|---------------------------------|
| Use for New Designs? | No | Yes | Yes |
| Size (16x1, Registered) | 1/2 CLB | 1/2 CLB | 1 CLB |
| Simultaneous Read/Write | No | No | Yes |
| Relative Performance | Х | 2X | 2X (4X effective) |

RAM Inputs and Outputs

The F1-F4 and G1-G4 inputs to the function generators act as address lines, selecting a particular memory cell in each look-up table.

The functionality of the CLB control signals changes when the function generators are configured as RAM. The DIN/H2, H1, and SR/H0 lines become the two data inputs (D0, D1) and the Write Enable (WE) input for the 16x2 memory. When the 32x1 configuration is selected, D1 acts as the fifth address bit and D0 is the data input.

The contents of the memory cell(s) being addressed are available at the F' and G' function-generator outputs. They can exit the CLB through its X and Y outputs, or can be captured in the CLB flip-flop(s).

Configuring the CLB function generators as Read/Write memory does not affect the functionality of the other por-




Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM




Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)





Figure 15: Simplified Block Diagram of XC4000E IOB





Additional Input Latch for Fast Capture (XC4000X only)


The XC4000X IOB has an additional optional latch on the input. This latch, as shown in Figure 16, is clocked by the output clock — the clock used for the output flip-flop — rather than the input clock. Therefore, two different clocks can be used to clock the two input storage elements. This additional latch allows the very fast capture of input data, which is then synchronized to the internal clock by the IOB flip-flop or latch.

To use this Fast Capture technique, drive the output clock pin (the Fast Capture latching signal) from the output of one of the Global Early buffers supplied in the XC4000X. The second storage element should be clocked by a Global Low-Skew buffer, to synchronize the incoming data to the internal logic. (See Figure 17.) These special buffers are described in "Global Nets and Buffers (XC4000X only)" on page 37.

The Fast Capture latch (FCL) is designed primarily for use with a Global Early buffer. For Fast Capture, a single clock signal is routed through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) The Fast Capture latch is clocked by the Global Early buffer, and the standard IOB flip-flop or latch is clocked by the Global Low-Skew buffer. This mode is the safest way to use the Fast Capture latch, because the clock buffers on both storage elements are driven by the same pad. There is no external skew between clock pads to create potential problems.

To place the Fast Capture latch in a design, use one of the special library symbols, ILFFX or ILFLX. ILFFX is a transparent-Low Fast Capture latch followed by an active-High input flip-flop. ILFLX is a transparent-Low Fast Capture latch followed by a transparent-High input latch. Any of the clock inputs can be inverted before driving the library element, and the inverter is absorbed into the IOB. If a single BUFG output is used to drive both clock inputs, the software automatically runs the clock through both a Global Low-Skew buffer and a Global Early buffer, and clocks the Fast Capture latch appropriately.

Figure 16 on page 21 also shows a two-tap delay on the input. By default, if the Fast Capture latch is used, the Xilinx software assumes a Global Early buffer is driving the clock, and selects MEDDELAY to ensure a zero hold time. Select





the desired delay based on the discussion in the previous subsection.

IOB Output Signals

Output signals can be optionally inverted within the IOB, and can pass directly to the pad or be stored in an edge-triggered flip-flop. The functionality of this flip-flop is shown in Table 11.

An active-High 3-state signal can be used to place the output buffer in a high-impedance state, implementing 3-state outputs or bidirectional I/O. Under configuration control, the output (OUT) and output 3-state (T) signals can be inverted. The polarity of these signals is independently configured for each IOB.

The 4-mA maximum output current specification of many FPGAs often forces the user to add external buffers, which are especially cumbersome on bidirectional I/O lines. The XC4000E and XC4000EX/XL devices solve many of these problems by providing a guaranteed output sink current of 12 mA. Two adjacent outputs can be interconnected externally to sink up to 24 mA. The XC4000E and XC4000EX/XL FPGAs can thus directly drive buses on a printed circuit board.

By default, the output pull-up structure is configured as a TTL-like totem-pole. The High driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc. Alternatively, the outputs can be globally configured as CMOS drivers, with p-channel pull-up transistors pulling to Vcc. This option, applied using the bitstream generation software, applies to all outputs on the device. It is not individually programmable. In the XC4000XL, all outputs are pulled to the positive supply rail.

| Mode | Clock | Clock Enable | т | D | Q |
|--------------------|------------|-----------------|----|---|----|
| Power-Up or GSR | X | Х | 0* | Х | SR |
| | Х | 0 | 0* | Х | Q |
| Flip-Flop | | 1* | 0* | D | D |
| | Х | Х | 1 | Х | Z |
| | 0 | Х | 0* | Х | Q |
| Legend: X | Don't care | | | | |

 Table 11: Output Flip-Flop Functionality (active rising edge is shown)

__/ Rising edge SR Set or Rese

0*

1*

Ζ

Set or Reset value. Reset is default.

Input is Low or unconnected (default value) Input is High or unconnected (default value)

3-state

Output Multiplexer/2-Input Function Generator (XC4000X only)

As shown in Figure 16 on page 21, the output path in the XC4000X IOB contains an additional multiplexer not available in the XC4000E IOB. The multiplexer can also be configured as a 2-input function generator, implementing a pass-gate, AND-gate, OR-gate, or XOR-gate, with 0, 1, or 2 inverted inputs. The logic used to implement these functions is shown in the upper gray area of Figure 16.

When configured as a multiplexer, this feature allows two output signals to time-share the same output pad; effectively doubling the number of device outputs without requiring a larger, more expensive package.

When the MUX is configured as a 2-input function generator, logic can be implemented within the IOB itself. Combined with a Global Early buffer, this arrangement allows very high-speed gating of a single signal. For example, a wide decoder can be implemented in CLBs, and its output gated with a Read or Write Strobe Driven by a BUFGE buffer, as shown in Figure 19. The critical-path pin-to-pin delay of this circuit is less than 6 nanoseconds.

As shown in Figure 16, the IOB input pins Out, Output Clock, and Clock Enable have different delays and different flexibilities regarding polarity. Additionally, Output Clock sources are more limited than the other inputs. Therefore, the Xilinx software does not move logic into the IOB function generators unless explicitly directed to do so.

The user can specify that the IOB function generator be used, by placing special library symbols beginning with the letter "O." For example, a 2-input AND-gate in the IOB function generator is called OAND2. Use the symbol input pin labelled "F" for the signal on the critical path. This signal is placed on the OK pin — the IOB input with the shortest delay to the function generator. Two examples are shown in Figure 20.



X9019







Other IOB Options

There are a number of other programmable options in the XC4000 Series IOB.

Pull-up and Pull-down Resistors

Programmable pull-up and pull-down resistors are useful for tying unused pins to Vcc or Ground to minimize power consumption and reduce noise sensitivity. The configurable pull-up resistor is a p-channel transistor that pulls to Vcc. The configurable pull-down resistor is an n-channel transistor that pulls to Ground.

The value of these resistors is 50 k Ω – 100 k Ω . This high value makes them unsuitable as wired-AND pull-up resistors.

The pull-up resistors for most user-programmable IOBs are active during the configuration process. See Table 22 on page 58 for a list of pins with pull-ups active before and during configuration.

After configuration, voltage levels of unused pads, bonded or un-bonded, must be valid logic levels, to reduce noise sensitivity and avoid excess current. Therefore, by default, unused pads are configured with the internal pull-up resistor active. Alternatively, they can be individually configured with the pull-down resistor, or as a driven output, or to be driven by an external source. To activate the internal pull-up, attach the PULLUP library component to the net attached to the pad. To activate the internal pull-down, attach the PULLDOWN library component to the net attached to the pad.

Independent Clocks

Separate clock signals are provided for the input and output flip-flops. The clock can be independently inverted for each flip-flop within the IOB, generating either falling-edge or rising-edge triggered flip-flops. The clock inputs for each IOB are independent, except that in the XC4000X, the Fast Capture latch shares an IOB input with the output clock pin.

Early Clock for IOBs (XC4000X only)

Special early clocks are available for IOBs. These clocks are sourced by the same sources as the Global Low-Skew buffers, but are separately buffered. They have fewer loads and therefore less delay. The early clock can drive either the IOB output clock or the IOB input clock, or both. The early clock allows fast capture of input data, and fast clock-to-output on output data. The Global Early buffers that drive these clocks are described in "Global Nets and Buffers (XC4000X only)" on page 37.

Global Set/Reset

As with the CLB registers, the Global Set/Reset signal (GSR) can be used to set or clear the input and output registers, depending on the value of the INIT attribute or property. The two flip-flops can be individually configured to set 6



or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops. The choice of set or clear applies to both the initial state of the flip-flop and the response to the Global Set/Reset pulse. See "Global Set/Reset" on page 11 for a description of how to use GSR.

JTAG Support

Embedded logic attached to the IOBs contains test structures compatible with IEEE Standard 1149.1 for boundary scan testing, permitting easy chip and board-level testing. More information is provided in "Boundary Scan" on page 42.

Three-State Buffers

A pair of 3-state buffers is associated with each CLB in the array. (See Figure 27 on page 30.) These 3-state buffers can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources. Programmable pull-up resistors attached to these longlines help to implement a wide wired-AND function.

The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in Table 13.

Another 3-state buffer with similar access is located near each I/O block along the right and left edges of the array. (See Figure 33 on page 34.)

The horizontal longlines driven by the 3-state buffers have a weak keeper at each end. This circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Special longlines running along the perimeter of the array can be used to wire-AND signals coming from nearby IOBs or from internal longlines. These longlines form the wide edge decoders discussed in "Wide Edge Decoders" on page 27.

Three-State Buffer Modes

The 3-state buffers can be configured in three modes:

- Standard 3-state buffer
- Wired-AND with input on the I pin
- Wired OR-AND

Standard 3-State Buffer

All three pins are used. Place the library element BUFT. Connect the input to the I pin and the output to the O pin. The T pin is an active-High 3-state (i.e. an active-Low enable). Tie the T pin to Ground to implement a standard buffer.

Wired-AND with Input on the I Pin

The buffer can be used as a Wired-AND. Use the WAND1 library symbol, which is essentially an open-drain buffer. WAND4, WAND8, and WAND16 are also available. See the *XACT Libraries Guide* for further information.

The T pin is internally tied to the I pin. Connect the input to the I pin and the output to the O pin. Connect the outputs of all the WAND1s together and attach a PULLUP symbol.

Wired OR-AND

The buffer can be configured as a Wired OR-AND. A High level on either input turns off the output. Use the WOR2AND library symbol, which is essentially an open-drain 2-input OR gate. The two input pins are functionally equivalent. Attach the two inputs to the I0 and I1 pins and tie the output to the O pin. Tie the outputs of all the WOR2ANDs together and attach a PULLUP symbol.

Three-State Buffer Examples

Figure 21 shows how to use the 3-state buffers to implement a wired-AND function. When all the buffer inputs are High, the pull-up resistor(s) provide the High output.

Figure 22 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active-High 3-state (T) is identical to an active-Low output enable, as shown in Table 13.

Table 13: Three-State Buffer Functionality

| IN | Т | OUT |
|----|---|-----|
| Х | 1 | Z |
| IN | 0 | IN |




Figure 21: Open-Drain Buffers Implement a Wired-AND Function

X6465




Figure 22: 3-State Buffers Implement a Multiplexer

Wide Edge Decoders

Dedicated decoder circuitry boosts the performance of wide decoding functions. When the address or data field is wider than the function generator inputs, FPGAs need multi-level decoding and are thus slower than PALs. XC4000 Series CLBs have nine inputs. Any decoder of up to nine inputs is, therefore, compact and fast. However, there is also a need for much wider decoders, especially for address decoding in large microprocessor systems.

An XC4000 Series FPGA has four programmable decoders located on each edge of the device. The inputs to each decoder are any of the IOB I1 signals on that edge plus one local interconnect per CLB row or column. Each row or column of CLBs provides up to three variables or their compliments., as shown in Figure 23. Each decoder generates a High output (resistor pull-up) when the AND condition of the selected inputs, or their complements, is true. This is analogous to a product term in typical PAL devices.

Each of these wired-AND gates is capable of accepting up to 42 inputs on the XC4005E and 72 on the XC4013E. There are up to 96 inputs for each decoder on the XC4028X and 132 on the XC4052X. The decoders may also be split in two when a larger number of narrower decoders are required, for a maximum of 32 decoders per device.

The decoder outputs can drive CLB inputs, so they can be combined with other logic to form a PAL-like AND/OR structure. The decoder outputs can also be routed directly to the chip outputs. For fastest speed, the output should be on the same chip edge as the decoder. Very large PALs can be emulated by ORing the decoder outputs in a CLB. This decoding feature covers what has long been considered a weakness of older FPGAs. Users often resorted to external PALs for simple but fast decoding functions. Now, the dedicated decoders in the XC4000 Series device can implement these functions fast and efficiently.

To use the wide edge decoders, place one or more of the WAND library symbols (WAND1, WAND4, WAND8, WAND16). Attach a DECODE attribute or property to each WAND symbol. Tie the outputs together and attach a PUL- LUP symbol. Location attributes or properties such as L (left edge) or TR (right half of top edge) should also be used to ensure the correct placement of the decoder inputs.




Figure 23: XC4000 Series Edge Decoding Example




Figure 24: XC4000 Series Oscillator Symbol

On-Chip Oscillator

XC4000 Series devices include an internal oscillator. This oscillator is used to clock the power-on time-out, for configuration memory clearing, and as the source of CCLK in Master configuration modes. The oscillator runs at a nominal 8 MHz frequency that varies with process, Vcc, and temperature. The output frequency falls between 4 and 10 MHz.




Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs




Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This

circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 30.

Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.




Figure 30: XC4000X Direct Interconnect

I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.


Figure 33 on page 34 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 30. The shaded areas represent routing and routing connections present only in XC4000X devices.

Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 33.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.



XC4000X only



XILINX[®]

The top and bottom Global Early buffers are about 1 ns slower clock to out than the left and right Global Early buffers.

The Global Early buffers can be driven by either semi-dedicated pads or internal logic. They share pads with the Global Low-Skew buffers, so a single net can drive both global buffers, as described above.

To use a Global Early buffer, place a BUFGE element in a schematic or in HDL code. If desired, attach a LOC attribute or property to direct placement to the designated location. For example, attach a LOC=T attribute or property to direct that a BUFGE be placed in one of the two Global Early buffers on the top edge of the device, or a LOC=TR to indicate the Global Early buffer on the top edge of the device, on the right.

Power Distribution

Power for the FPGA is distributed through a grid to achieve high noise immunity and isolation between logic and I/O. Inside the FPGA, a dedicated Vcc and Ground ring surrounding the logic array provides power to the I/O drivers, as shown in Figure 39. An independent matrix of Vcc and Ground lines supplies the interior logic of the device.

This power distribution grid provides a stable supply and ground for all internal logic, providing the external package power pins are all connected and appropriately de-coupled. Typically, a 0.1 μ F capacitor connected between each Vcc pin and the board's Ground plane will provide adequate de-coupling.

Output buffers capable of driving/sinking the specified 12 mA loads under specified worst-case conditions may be capable of driving/sinking up to 10 times as much current under best case conditions.

Noise can be reduced by minimizing external load capacitance and reducing simultaneous output transitions in the same direction. It may also be beneficial to locate heavily loaded output buffers near the Ground pads. The I/O Block output buffers have a slew-rate limited mode (default) which should be used where output rise and fall times are not speed-critical.




Figure 39: XC4000 Series Power Distribution

Pin Descriptions

There are three types of pins in the XC4000 Series devices:

- Permanently dedicated pins
- User I/O pins that can have special functions
- Unrestricted user-programmable I/O pins.

Before and during configuration, all outputs not used for the configuration process are 3-stated with a 50 k Ω - 100 k Ω pull-up resistor.

After configuration, if an IOB is unused it is configured as an input with a 50 k Ω - 100 k Ω pull-up resistor.

XC4000 Series devices have no dedicated Reset input. Any user I/O can be configured to drive the Global Set/Reset net, GSR. See "Global Set/Reset" on page 11 for more information on GSR.

XC4000 Series devices have no Powerdown control input, as the XC3000 and XC2000 families do. The XC3000/XC2000 Powerdown control also 3-stated all of the device

I/O pins. For XC4000 Series devices, use the global 3-state net, GTS, instead. This net 3-states all outputs, but does not place the device in low-power mode. See "IOB Output Signals" on page 23 for more information on GTS.

Device pins for XC4000 Series devices are described in Table 16. Pin functions during configuration for each of the seven configuration modes are summarized in Table 22 on page 58, in the "Configuration Timing" section.

Product Obsolete or Under Obsolescence XC4000E and XC4000X Series Field Programmable Gate Arrays



Table 16: Pin Descriptions

| | l/O During | I/O After | |
|---------------------------|---------------|------------------------------|---|
| Pin Name Permanently [| Config. | Config. | Pin Description |
| VCC | | | Eight or more (depending on package) connections to the nominal +5 V supply voltage (+3.3 V for low-voltage devices). All must be connected, and each must be decoupled with a 0.01 - 0.1 μ F capacitor to Ground. |
| GND | I | I | Eight or more (depending on package type) connections to Ground. All must be con- nected. |
| CCLK | l or O | I | During configuration, Configuration Clock (CCLK) is an output in Master modes or Asyn- chronous Peripheral mode, but is an input in Slave mode and Synchronous Peripheral mode. After configuration, CCLK has a weak pull-up resistor and can be selected as the Readback Clock. There is no CCLK High or Low time restriction on XC4000 Series de- vices, except during Readback. See "Violating the Maximum High and Low Time Spec- ification for the Readback Clock" on page 56 for an explanation of this exception. |
| DONE | I/O | 0 | DONE is a bidirectional signal with an optional internal pull-up resistor. As an output, it indicates the completion of the configuration process. As an input, a Low level on DONE can be configured to delay the global logic initialization and the enabling of outputs. The optional pull-up resistor is selected as an option in the XACT <i>step</i> program that creates the configuration bitstream. The resistor is included by default. |
| PROGRAM | 1 | I | PROGRAM is an active Low input that forces the FPGA to clear its configuration mem- ory. It is used to initiate a configuration cycle. When PROGRAM goes High, the FPGA finishes the current clear cycle and executes another complete clear cycle, before it goes into a WAIT state and releases INIT. The PROGRAM pin has a permanent weak pull-up, so it need not be externally pulled up to Vcc. |
| User I/O Pins | That Can | Have Spe | ecial Functions |
| RDY/BUSY | о | I/O | During Peripheral mode configuration, this pin indicates when it is appropriate to write another byte of data into the FPGA. The same status is also available on D7 in Asyn- chronous Peripheral mode, if a read operation is performed when the device is selected. After configuration, RDY/BUSY is a user-programmable I/O pin. RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High. |
| RCLK | о | I/O | During Master Parallel configuration, each change on the A0-A17 outputs (A0 - A21 for XC4000X) is preceded by a rising edge on $\overline{\text{RCLK}}$, a redundant output signal. $\overline{\text{RCLK}}$ is useful for clocked PROMs. It is rarely used during configuration. After configuration, $\overline{\text{RCLK}}$ is a user-programmable I/O pin. |
| M0, M1, M2 | I | I (M0), O (M1), I (M2) | As Mode inputs, these pins are sampled after INIT goes High to determine the configuration mode to be used. After configuration, M0 and M2 can be used as inputs, and M1 can be used as a 3-state output. These three pins have no associated input or output registers. During configuration, these pins have weak pull-up resistors. For the most popular configuration mode, Slave Serial, the mode pins can thus be left unconnected. The three mode inputs can be individually configured with or without weak pull-up or pull-down resistors. A pull-down resistor value of 4.7 k Ω is recommended. These pins can only be used as inputs or outputs when called out by special schematic definitions. To use these pins, place the library components MD0, MD1, and MD2 instead of the usual pad symbols. Input or output buffers must still be used. |
| TDO | 0 | 0 | If boundary scan is used, this pin is the Test Data Output. If boundary scan is not used, this pin is a 3-state output without a register, after configuration is completed. This pin can be user output only when called out by special schematic definitions. To use this pin, place the library component TDO instead of the usual pad symbol. An output buffer must still be used. |

XILINX®

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the $\overrightarrow{PROGRAM}$ pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the \overrightarrow{INIT} input.

Initialization

During initialization and configuration, user pins HDC, \overline{LDC} , \overline{INIT} and DONE provide status outputs for the system interface. The outputs \overline{LDC} , \overline{INIT} and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain $\overline{\text{INIT}}$ pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250 µs (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive $\overline{\text{INIT}}$. Two internal clocks after the $\overline{\text{INIT}}$ pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain INIT pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

Delaying Configuration After Power-Up

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 50.)

A Low on the **PROGRAM** input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as PRO-GRAM is Low, the FPGA keeps clearing its configuration memory. When PROGRAM goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the INIT input is not externally held Low. Note that a Low on the PROGRAM input automatically forces a Low on the INIT output. The XC4000 Series PROGRAM pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold $\overline{\rm INIT}$ Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When $\overline{\rm INIT}$ is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250 μs to make sure that any slaves in the optional daisy chain have seen that $\overline{\rm INIT}$ is High.

Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.

6

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since $\overline{\text{INIT}}$ went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK_SYNC or UCLK_SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK_NOSYNC or UCLK_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.

Table 23: Pin Functions During Configuration

| | | CONFIGURATION | MODE <m2:m1:m< th=""><th>/0></th><th></th><th></th></m2:m1:m<> | /0> | | | |
|----------------------------|-----------------------------|---------------------------------|---|------------------------------------|----------------------------------|-------------------|--|
| SLAVE SERIAL <1:1:1> | MASTER SERIAL <0:0:0> | SYNCH. PERIPHERAL <0:1:1> | ASYNCH. PERIPHERAL <1:0:1> | MASTER PARALLEL DOWN <1:1:0> | MASTER PARALLEL UP <1:0:0> | USER OPERATION | |
| M2(HIGH) (I) | M2(LOW) (I) | M2(LOW) (I) | M2(HIGH) (I) | M2(HIGH) (I) | M2(HIGH) (I) | (I) | |
| M1(HIGH) (I) | M1(LOW) (I) | M1(HIGH) (I) | M1(LOW) (I) | M1(HIGH) (I) | M1(LOW) (I) | (O) | |
| M0(HIGH) (I) | M0(LOW) (I) | M0(HIGH) (I) | M0(HIGH) (I) | M0(LOW) (I) | M0(LOW) (I) | (1) | |
| HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | HDC (HIGH) | I/O | |
| LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | LDC (LOW) | I/O | |
| | | INIT | INIT / | INIT / | INIT | I/O | |
| DONE | DONE | DONE | DONE | DONE | DONE | DONE | |
| PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM (I) | PROGRAM | |
| CCLK (I) | CCLK (O) | CCLK (I) | CCLK (O) | CCLK (O) | CCLK (O) | CCLK (I) | |
| 001.001 | | RDY/BUSY (O) | RDY/BUSY (O) | RCLK (0) | RCLK (0) | I/O | |
| | | | RS (I) | | | I/O | |
| | | | | | | I/O | |
| | | DATA 7 (I) | DATA 7 (I) | DATA 7 (I) | DATA 7 (I) | I/O | |
| | | | ., | () | | I/O | |
| | | | DATA 6 (I) DATA 5 (I) | | DATA 6 (I) DATA 5 (I) | 1/0 1/0 | |
| | | | ., | | | | |
| | | DATA 4 (I) | DATA 4 (I) | DATA 4 (I) | DATA 4 (I) | I/O | |
| | | DATA 3 (I) | DATA 3 (I) | DATA 3 (I) | DATA 3 (I) | I/O | |
| | | DATA 2 (I) | DATA 2 (I) | DATA 2 (I) | DATA 2 (I) | I/O | |
| | | DATA 1 (I) | DATA 1 (I) | DATA 1 (I) | DATA 1 (I) | I/O | |
| DIN (I) | DIN (I) | DATA 0 (I) | DATA 0 (I) | DATA 0 (I) | DATA 0 (I) | I/O | |
| DOUT | DOUT | DOUT | DOUT | DOUT | DOUT | SGCK4-GCK6-I/C | |
| TDI | TDI | TDI | TDI | TDI | TDI | TDI-I/O | |
| ТСК | ТСК | тск | ТСК | ТСК | ТСК | TCK-I/O | |
| TMS | TMS | TMS | TMS | TMS | TMS | TMS-I/O | |
| TDO | TDO | TDO | TDO | TDO | TDO | TDO-(O) | |
| | | | WS (I) | A0 | A0 | I/O | |
| | | | | A1 | A1 | PGCK4-GCK7-I/C | |
| | | | CS1 | A2 | A2 | I/O | |
| | | | | A3 | A3 | I/O | |
| | | | | A4 | A4 | I/O | |
| | | | | A5 | A5 | I/O | |
| | | | | A6 | A6 | I/O | |
| | | | | A7 | A7 | I/O | |
| | | | | A8 | A8 | I/O | |
| | | | | A9 | A9 | I/O | |
| | | | | A10 | A10 | I/O | |
| | | | | A11 | A11 | I/O | |
| | | | | A12 | A12 | I/O | |
| | | | | A13 | A13 | I/O | |
| | | | | A14 | A14 | I/O | |
| | | | | A15 | A15 | SGCK1-GCK8-I/O | |
| | | | | A16 | A16 | PGCK1-GCK1-I/O | |
| | | | | A17 | A17 | 1/0 | |
| | | | | A18* | A18* | I/O | |
| | | | | A19* | A19* | I/O | |
| | | | | A19 A20* | A19 A20* | I/O | |
| | | | | A20 | A20 | I/O | |
| | | | | | <u>772 I</u> | ALL OTHERS | |
| (0.4000)(amba | | | | | | | |

* XC4000X only Notes

1. A shaded table cell represents a 50 k Ω - 100 k Ω pull-up before and during configuration.

(I) represents an input; (O) represents an output.
 INIT is an open-drain output during configuration.

Master Parallel Modes

In the two Master Parallel modes, the lead FPGA directly addresses an industry-standard byte-wide EPROM, and accepts eight data bits just before incrementing or decrementing the address outputs.

The eight data bits are serialized in the lead FPGA, which then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal delay of 1.5 CCLK periods, after the rising CCLK edge that accepts a byte of data (and also changes the EPROM address) until the falling CCLK edge that makes the LSB (D0) of this byte appear at DOUT. This means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

The PROM address pins can be incremented or decremented, depending on the mode pin settings. This option allows the FPGA to share the PROM with a wide variety of microprocessors and micro controllers. Some processors must boot from the bottom of memory (all zeros) while others must boot from the top. The FPGA is flexible and can load its configuration bitstream from either end of the memory.

Master Parallel Up mode is selected by a <100> on the mode pins (M2, M1, M0). The EPROM addresses start at 00000 and increment.

Master Parallel Down mode is selected by a <110> on the mode pins. The EPROM addresses start at 3FFFF and decrement.

Additional Address lines in XC4000 devices

The XC4000X devices have additional address lines (A18-A21) allowing the additional address space required to daisy-chain several large devices.

The extra address lines are programmable in XC4000EX devices. By default these address lines are not activated. In the default mode, the devices are compatible with existing XC4000 and XC4000E products. If desired, the extra address lines can be used by specifying the address lines option in bitgen as 22 (bitgen -g AddressLines:22). The lines (A18-A21) are driven when a master device detects, via the bitstream, that it should be using all 22 address lines. Because these pins will initially be pulled high by internal pull-ups, designers using Master Parallel Up mode should use external pull down resistors on pins A18-A21. If Master Parallel Down mode is used external resistors are not necessary.

All 22 address lines are always active in Master Parallel modes with XC4000XL devices. The additional address lines behave identically to the lower order address lines. If the Address Lines option in bitgen is set to 18, it will be ignored by the XC4000XL device.

The additional address lines (A18-A21) are not available in the PC84 package.




Figure 54: Master Parallel Mode Circuit Diagram

Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | Image: Constraint of the state of | HQ160 High-Pert | PQ160 | о 10 10 10 10 10 10 10 10 10 10 10 10 10 | HT176 High-Perf. | HQ208 High-Pert. | 2 2 2 2 2 Past. PQ208 Plast. | HQ240 High-Pert. | PQ240 Plast. | BG256 Plast. BG256 BGA | PG299 Ceram. | HQ304 ^{High-Perf.} | BG352 BGA | PG411 Ceram. | BG432 Plast. BGA | PG475 Ceram. | PG559 Ceram | BG560 Plast. BGA |
|--|--|-----------------|--|--|------------------|------------------|--|------------------|--------------|------------------------|--------------|-----------------------------|------------|--------------|---------------------|--------------|-------------|---------------------|
| $\begin{array}{c c c c c c c } & & & & & & & & & & & & & & & & & & &$ | С С С С С С С С С С С С С С С С С С С | | PQ160 | 10176 | | | 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | | | BG256 | | HQ304 ^{High} | | | | | | |
| $\begin{array}{c ccccc} & -3 & -1 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 & -1 \\ \hline & -1 & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & C \\ \hline & -09C & C & C & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & -1 & -1 \\ \hline & -1 & -1 \\ \hline & -1 & -1 & -1 \\ \hline & -1 $ | C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C | HQ16 | CI CI CI CI CI CI CI CI CI | | HT17 | HQ20 | | ΗΩ24 | PQ24 | | PG29 | HQ30 | BG35 | PG41 | BG43 | PG47 | PG55 | BG56 |
| $\begin{array}{c cccccc} & -3 & -1 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 & -1 \\ \hline & -1 & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & C \\ \hline & -3 & -1 & -1 & -1 & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 $ | CI CI CI CI CI CI CI CI CI CI CI CI CI C | | CI CI CI CI CI CI CI | C I C I | | | C I C I C I C I C I | | | | | | | | | | | |
| $\begin{array}{c ccccc} XC4002XL & -1 & C1 & C1 & C1 \\ \hline & -09C & C & C & C \\ \hline & -3 & C1 & C1 & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -09C & C & C & C \\ \hline & -3 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -2 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -2 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -09C & -2 \\ \hline & -3 & -2 \\ \hline & & -2 & $ | CI CI CI CI CI CI CI CI CI CI CI CI CI C | | CI CI CI CI CI CI CI | C I C I | | | C I C I C I C I C I | | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CI CI CI CI CI CI CI CI CI CI CI CI CI C | | CI CI CI CI CI CI CI | C I C I | | | C I C I C I C I C I | | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CI CI CI CI CI CI CI CI CI CI CI CI CI C | | CI CI CI CI CI CI CI | C I C I | | | C I C I C I C I C I | | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CI CI CI CI CI CI CI CI CI CI CI CI CI C | | CI CI CI CI CI CI CI | C I C I | | | C I C I C I C I C I | | | | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | CI CI CI CI CI CI CI CI CI CI CI CI CI C | | CI CI CI CI CI CI CI | C I C I | | | C I C C I C I | | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | C CI CI CI C C C C C C C C C C C C C C C | | C CI CI C C CI | C I C I | | | C CI CI | | | | | | | | | | | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | CI CI C C C C C C C C C C C C C C C C C | | CI CI CI CI CI | C I C I | | | C I C I | | | | | | | | | | | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | C1 C1 C C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 | | C I C I C I C I | C I C I | | | CI | | | 2 | | | | | | | | |
| I CI CI -09C C C -09C C C -2 - - -2 - - -1 - - -09C - - -3 - - -09C - - -1 - - -09C - - -1 - - -09C - - -1 - - -2 - - -3 - - -1 - - -1 - - -1 - - -3 - - | CI C CI CI CI CI CI C C | | C I C C I | СІ | | | | | | CI | | | | | | | | |
| -1 C1 C1 C1 -09C C C C -09C C C C -2 C C C -2 C C C -09C C C C -1 C C C -09C C C C -1 C C C -09C C C C -1 C C C -2 C C C -3 C C C -1 C C C -09C C C C -3 C C C | C CI CI CI CI C C | | C C I | | | | | | | CI | | | | | | | | |
| XC4013XL -3 -2 -1 -09C -09C -08C -08C -08C -08C -08C -09C -09C -09C -1 -09C | C1 C1 C1 C C C | | CI | C | | | CI | | | CI | | | | | | | | |
| -2 | CI CI C C | | | 1 | a : | | С | | | С | | | | | | | | |
| XC4013XL 1 0 0 -09C 0 0 -08C 0 0 -08C 0 0 -08C 0 0 -08C 0 0 -09C 0 -0 | C1 C C | | | | CI | | CI | | CI | CI | | | | | | | | |
| -09C | C C | | 0.1 | | CI | | CI | | CI | CI | | | | | | | | |
| -08C -3 -2 -1 -09C -3 -09C -2 -09C -1 -09C -3 -3 | С | - | CI | | CI | | CI | | CI | CI | | | | | | | | |
| XC4020XL -3 -2 -1 -09C -3 -2 -3 -2 -3 -2 -1 -09C -1 -3 -2 -3 -2 -3 -2 -3 -3 | | | C | | С | | С | | С | С | | | | | | | | |
| XC4020XL -1 -09C -3 XC4028XL -1 -2 -1 -09C -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 | | _ | C | | С | | С | | С | С | | | | | | | | |
| XC4020XL -1 -09C -3 -2 -1 -09C -1 -09C -3 -3 -2 -1 -09C -3 -2 -1 -09C -3 -3 -2 -3 -3 -3 -3 -3 -3 -3 -3 -3 -3 | | | CI | | CI | | CI | | CI | CI | | | | | | | | |
| 1 -09C -3 -2 -1 -09C -3 -3 | CI | | CI | | CI | | CI | | CI | CI | | | | | | | | |
| XC4028XL -3 -3 -3 -3 -3 -3 -3 - | CI | _ | CI | | CI | | CI | | CI | CI | | | | | | | | |
| XC4028XL -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 | C | | С | | С | | С | | С | С | <u></u> | 0.1 | | | | | | |
| AC4028XL -1 -1 -09C -3 -3 | | CI | | | | CI | | CI | | CI | CI | CI | CI | | | | | |
| -09C | | CI | | | | C1 C1 | | C1 C1 | | C I C I | C1 C1 | C1 C1 | C I C I | | | | | |
| -3 | | C | | | | C | | c | | c | C | C | c | | | | | |
| | | CI | | | | CI | | CI | | 0 | C | CI | CI | CI | CI | | | |
| | | CI | | | | CI | | C | | | | CI | CI | CI | CI | | | |
| XC4036XL -1 | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| -09C | | C | | | | C | | C | | | | C | C | C | C | | | |
| -08C | | C | | | | C | | c | | | | C | c | C | C | | | |
| -3 | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| -2 | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| XC4044XL -1 | | CI | | | | CI | | CI | | | | CI | CI | CI | CI | | | |
| -09C | | C | | | | C | | C | | | | C | C | C | C | | | |
| -3 | | | | | | | | CI | | | | CI | | CI | CI | | | CI |
| | | | | | | | | CI | | | | CI | | CI | CI | | | CI |
| XC4052XL -1 | | | | | | | | CI | | | | CI | | CI | CI | | | CI |
| -09C | | | | | | | | С | | | | С | | С | С | | | С |
| -3 | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| -2 | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| XC4062XL -1 | | | | | | | | CI | | | | CI | | | CI | CI | | CI |
| -09C | | | | | | | | С | | | | С | | | С | С | | С |
| -08C | | | | | | | | С | | | | С | | | С | С | | С |
| -3 | | | | | | | | | | | | | | | CI | | CI | CI |
| XC4085XL -2 | | | | | | | | | | | | | | | CI | | CI | CI |
| AC4085AL -1 | | | | | | | | | | | | | | | CI | | CI | CI |
| -09C | | | | | | | | | | | | | | | С | | С | С |

Table 24: Component Availability Chart for XC4000XL FPGAs

C = Commercial T_J = 0° to +85°C I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$



| F | PINS | 84 | 100 | 100 | 120 | 144 | 156 | 160 | 191 | 208 | 208 | 223 | 225 | 240 | 240 | 299 | 304 |
|---------|------|----------------|----------------|----------------|---------------|----------------|---------------|----------------|---------------|-------------------|----------------|---------------|---------------|-------------------|----------------|---------------|------------------|
| т | YPE | Plast. PLCC | Plast. PQFP | Plast. VQFP | Ceram. PGA | Plast. TQFP | Ceram. PGA | Plast. PQFP | Ceram. PGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | Plast. BGA | High-Perf. QFP | Plast. PQFP | Ceram. PGA | High-Perf. QF |
| C | DDE | PC84 | PQ100 | VQ100 | PG120 | ТQ144 | PG156 | PQ160 | PG191 | HQ208 | PQ208 | PG223 | BG225 | HQ240 | PQ240 | PG299 | HQ304 |
| | -4 | CI | CI | CI | CI | | | | | | | | | | | | |
| VC4002F | -3 | CI | CI | CI | CI | | | | | | | | | | | | |
| XC4003E | -2 | CI | СІ | CI | CI | | | | | | | | | | | | |
| | -1 | C | C | C | C | | | | | | | | | | | | |
| | -4 | CI | CI | | | CI | CI | CI | | | CI | | | | | | |
| XC4005E | -3 | CI | CI | | | CI | CI | CI | | | CI | | | | | | |
| AC4005E | -2 | CI | CI | | | CI | CI | CI | | | СІ | | | | | | |
| | -1 | С | С | | | С | С | С | | | С | | | | | | |
| | -4 | CI | | | | CI | CI | CI | | | CI | | | | | | |
| XC4006E | -3 | CI | | | | CI | CI | CI | | | CI | | | | | | |
| AC4000E | -2 | CI | | | | CI | CI | CI | | | CI | | | | | | |
| | -1 | С | | | | С | С | С | | | С | | | | | | |
| | -4 | CI | | | | | | CI | CI | | CI | | | | | | |
| XC4008E | -3 | CI | | | | | | CI | CI | | CI | | | | | | |
| X04000L | -2 | CI | | | | | | CI | CI | | CI | | | | | | |
| | -1 | С | | | | | | С | С | | С | | | | | | |
| | -4 | CI | | | | | | CI | CI | CI | CI | | CI | | | | |
| XC4010E | -3 | CI | | | | | | CI | CI | CI | CI | | CI | | | | |
| XOHOTOL | -2 | CI | | | | | | CI | CI | CI | CI | | CI | | | | |
| | -1 | С | | | | | | С | С | С | С | | С | | | | |
| | -4 | | | | | | | CI | | CI | CI | CI | CI | CI | CI | | |
| XC4013E | -3 | | | | | | | CI | | CI | CI | CI | CI | CI | CI | | |
| | -2 | | | | | | | CI | | CI | CI | CI | CI | CI | CI | | |
| | -1 | | | | | | | С | | С | С | С | С | С | С | | |
| | -4 | | | | | | | | | CI | | CI | | CI | | | |
| XC4020E | -3 | | | | | | | | | CI | | CI | | CI | | | |
| | -2 | | | | | | | | | CI | | CI | | CI | | | |
| | -1 | | | | | | | | | С | | С | | С | | | |
| VCADOFE | -4 | | | | | | | | | | | CI | | CI | | CI | CI |
| XC4025E | -3 | | | | | | | | | | | CI C | | CI | | CI C | CI |
| 1/29/99 | -2 | | | | | | | | | | | ر د | | С | | L L | С |

Table 25: Component Availability Chart for XC4000E FPGAs

1/29/99

C = Commercial $T_J = 0^\circ$ to +85°C I= Industrial $T_J = -40^\circ$ C to +100°C

Table 26: Component Availability Chart for XC4000EX FPGAs

PINS 208 240 299 304 352 411 432 High-Perf. QFP High-Perf. QFP Ceram. PGA High-Perf. QFP Plast. Ceram. PGA Plast. BGA TYPE BGA HQ240 PG299 HQ304 BG352 PG411 BG432 HQ208 CODE -4 СΙ СІ СΙ СІ СІ XC4028EX -3 СІ СΙ СΙ СІ СІ -2 С С С С С -4 СI СІ СІ CI CI XC4036EX -3 СΙ СΙ СΙ СІ СΙ -2 С С С С С

1/29/99

C = Commercial $T_J = 0^{\circ}$ to +85°C

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$




XC4000 Series Electrical Characteristics and Device-Specific Pinout Table

For the latest Electrical Characteristics and package/pinout information for each XC4000 Family, see the Xilinx web site at

http://www.xilinx.com/xlnx/xweb/xil_publications_index.jsp

Ordering Information



X9020

Revision Control

| Version | Description |
|---------------|--|
| 3/30/98 (1.5) | Updated XC4000XL timing and added XC4002XL |
| 1/29/99 (1.5) | Updated pin diagrams |
| | Replaced Electrical Specification and pinout pages for E, EX, and XL families with separate updates and added URL link for electrical specifications/pinouts for Web users |