



Welcome to **<u>E-XFL.COM</u>**

Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

Applications of Embedded - FPGAs

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

Details

Details	
Product Status	Obsolete
Number of LABs/CLBs	196
Number of Logic Elements/Cells	466
Total RAM Bits	6272
Number of I/O	112
Number of Gates	5000
Voltage - Supply	3V ~ 3.6V
Mounting Type	Surface Mount
Operating Temperature	0°C ~ 85°C (TJ)
Package / Case	208-BFQFP
Supplier Device Package	208-PQFP (28x28)
Purchase URL	https://www.e-xfl.com/product-detail/xilinx/xc4005xl-3pq208c

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

Improvements in XC4000E and XC4000X

Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on 0.35μ SRAM technology and supports system speeds to 80 MHz.

PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

Dual-Port RAM

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

IOB Clock Enable

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

Output Drivers

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.

		Max Logic	Max. RAM	Typical			Number	
	Logic	Gates	Bits	Gate Range	CLB	Total	of	Max.
Device	Cells	(No RAM)	(No Logic)	(Logic and RAM)*	Matrix	CLBs	Flip-Flops	User I/O
XC4002XL	152	1,600	2,048	1,000 - 3,000	8 x 8	64	256	64
XC4003E	238	3,000	3,200	2,000 - 5,000	10 x 10	100	360	80
XC4005E/XL	466	5,000	6,272	3,000 - 9,000	14 x 14	196	616	112
XC4006E	608	6,000	8,192	4,000 - 12,000	16 x 16	256	768	128
XC4008E	770	8,000	10,368	6,000 - 15,000	18 x 18	324	936	144
XC4010E/XL	950	10,000	12,800	7,000 - 20,000	20 x 20	400	1,120	160
XC4013E/XL	1368	13,000	18,432	10,000 - 30,000	24 x 24	576	1,536	192
XC4020E/XL	1862	20,000	25,088	13,000 - 40,000	28 x 28	784	2,016	224
XC4025E	2432	25,000	32,768	15,000 - 45,000	32 x 32	1,024	2,560	256
XC4028EX/XL	2432	28,000	32,768	18,000 - 50,000	32 x 32	1,024	2,560	256
XC4036EX/XL	3078	36,000	41,472	22,000 - 65,000	36 x 36	1,296	3,168	288
XC4044XL	3800	44,000	51,200	27,000 - 80,000	40 x 40	1,600	3,840	320
XC4052XL	4598	52,000	61,952	33,000 - 100,000	44 x 44	1,936	4,576	352
XC4062XL	5472	62,000	73,728	40,000 - 130,000	48 x 48	2,304	5,376	384
XC4085XL	7448	85,000	100,352	55,000 - 180,000	56 x 56	3,136	7,168	448

Table 1: XC4000E and XC4000X Series Field Programmable Gate Arrays

* Max values of Typical Gate Range include 20-30% of CLBs used as RAM.

Note: All functionality in low-voltage families is the same as in the corresponding 5-Volt family, except where numerical references are made to timing or power.

Description

XC4000 Series devices are implemented with a regular, flexible, programmable architecture of Configurable Logic Blocks (CLBs), interconnected by a powerful hierarchy of versatile routing resources, and surrounded by a perimeter of programmable Input/Output Blocks (IOBs). They have generous routing resources to accommodate the most complex interconnect patterns.

The devices are customized by loading configuration data into internal memory cells. The FPGA can either actively read its configuration data from an external serial or byte-parallel PROM (master modes), or the configuration data can be written into the FPGA from an external device (slave and peripheral modes).

XC4000 Series FPGAs are supported by powerful and sophisticated software, covering every aspect of design from schematic or behavioral entry, floor planning, simulation, automatic block placement and routing of interconnects, to the creation, downloading, and readback of the configuration bit stream.

Because Xilinx FPGAs can be reprogrammed an unlimited number of times, they can be used in innovative designs

where hardware is changed dynamically, or where hardware must be adapted to different user applications. FPGAs are ideal for shortening design and development cycles, and also offer a cost-effective solution for production rates well beyond 5,000 systems per month.

Taking Advantage of Re-configuration

FPGA devices can be re-configured to change logic function while resident in the system. This capability gives the system designer a new degree of freedom not available with any other type of logic.

Hardware can be changed as easily as software. Design updates or modifications are easy, and can be made to products already in the field. An FPGA can even be re-configured dynamically to perform different functions at different times.

Re-configurable logic can be used to implement system self-diagnostics, create systems capable of being re-configured for different environments or operations, or implement multi-purpose hardware for a given application. As an added benefit, using re-configurable FPGA devices simplifies hardware design and debugging and shortens product time-to-market.






Figure 13: Fast Carry Logic in XC4000E CLB (shaded area not present in XC4000X)





Figure 15: Simplified Block Diagram of XC4000E IOB





Additional Input Latch for Fast Capture (XC4000X only)


The XC4000X IOB has an additional optional latch on the input. This latch, as shown in Figure 16, is clocked by the output clock — the clock used for the output flip-flop — rather than the input clock. Therefore, two different clocks can be used to clock the two input storage elements. This additional latch allows the very fast capture of input data, which is then synchronized to the internal clock by the IOB flip-flop or latch.

To use this Fast Capture technique, drive the output clock pin (the Fast Capture latching signal) from the output of one of the Global Early buffers supplied in the XC4000X. The second storage element should be clocked by a Global Low-Skew buffer, to synchronize the incoming data to the internal logic. (See Figure 17.) These special buffers are described in "Global Nets and Buffers (XC4000X only)" on page 37.

The Fast Capture latch (FCL) is designed primarily for use with a Global Early buffer. For Fast Capture, a single clock signal is routed through both a Global Early buffer and a Global Low-Skew buffer. (The two buffers share an input pad.) The Fast Capture latch is clocked by the Global Early buffer, and the standard IOB flip-flop or latch is clocked by the Global Low-Skew buffer. This mode is the safest way to use the Fast Capture latch, because the clock buffers on both storage elements are driven by the same pad. There is no external skew between clock pads to create potential problems.

To place the Fast Capture latch in a design, use one of the special library symbols, ILFFX or ILFLX. ILFFX is a transparent-Low Fast Capture latch followed by an active-High input flip-flop. ILFLX is a transparent-Low Fast Capture latch followed by a transparent-High input latch. Any of the clock inputs can be inverted before driving the library element, and the inverter is absorbed into the IOB. If a single BUFG output is used to drive both clock inputs, the software automatically runs the clock through both a Global Low-Skew buffer and a Global Early buffer, and clocks the Fast Capture latch appropriately.

Figure 16 on page 21 also shows a two-tap delay on the input. By default, if the Fast Capture latch is used, the Xilinx software assumes a Global Early buffer is driving the clock, and selects MEDDELAY to ensure a zero hold time. Select





the desired delay based on the discussion in the previous subsection.

IOB Output Signals

Output signals can be optionally inverted within the IOB, and can pass directly to the pad or be stored in an edge-triggered flip-flop. The functionality of this flip-flop is shown in Table 11.

An active-High 3-state signal can be used to place the output buffer in a high-impedance state, implementing 3-state outputs or bidirectional I/O. Under configuration control, the output (OUT) and output 3-state (T) signals can be inverted. The polarity of these signals is independently configured for each IOB.

The 4-mA maximum output current specification of many FPGAs often forces the user to add external buffers, which are especially cumbersome on bidirectional I/O lines. The XC4000E and XC4000EX/XL devices solve many of these problems by providing a guaranteed output sink current of 12 mA. Two adjacent outputs can be interconnected externally to sink up to 24 mA. The XC4000E and XC4000EX/XL FPGAs can thus directly drive buses on a printed circuit board.

By default, the output pull-up structure is configured as a TTL-like totem-pole. The High driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc. Alternatively, the outputs can be globally configured as CMOS drivers, with p-channel pull-up transistors pulling to Vcc. This option, applied using the bitstream generation software, applies to all outputs on the device. It is not individually programmable. In the XC4000XL, all outputs are pulled to the positive supply rail.

Mode	Clock	Clock Enable	т	D	Q	
Power-Up or GSR	X	Х	0*	Х	SR	
	Х	0	0*	Х	Q	
Flip-Flop		1*	0*	D	D	
	Х	Х	1	Х	Z	
	0	Х	0*	Х	Q	
Legend: X	Don't care					

 Table 11: Output Flip-Flop Functionality (active rising edge is shown)

__/ Rising edge SR Set or Rese

0*

1*

Ζ

Set or Reset value. Reset is default.

Input is Low or unconnected (default value) Input is High or unconnected (default value)

3-state

Any XC4000 Series 5-Volt device with its outputs configured in TTL mode can drive the inputs of any typical 3.3-Volt device. (For a detailed discussion of how to interface between 5 V and 3.3 V devices, see the 3V Products section of *The Programmable Logic Data Book*.)

Supported destinations for XC4000 Series device outputs are shown in Table 12.

An output can be configured as open-drain (open-collector) by placing an OBUFT symbol in a schematic or HDL code, then tying the 3-state pin (T) to the output signal, and the input pin (I) to Ground. (See Figure 18.)

Table 12: Supported Destinations for XC4000 SeriesOutputs

	XC4000 Series Outputs						
Destination	3.3 V, CMOS	5 V, TTL	5 V, CMOS				
Any typical device, $Vcc = 3.3 V$,			some ¹				
CMOS-threshold inputs							
Any device, Vcc = 5 V,							
TTL-threshold inputs							
Any device, Vcc = 5 V,	Unre						
CMOS-threshold inputs	Da	ata					

1. Only if destination device has 5-V tolerant inputs





Output Slew Rate

The slew rate of each output buffer is, by default, reduced, to minimize power bus transients when switching non-critical signals. For critical signals, attach a FAST attribute or property to the output buffer or flip-flop.

For XC4000E devices, maximum total capacitive load for simultaneous fast mode switching in the same direction is 200 pF for all package pins between each Power/Ground pin pair. For XC4000X devices, additional internal Power/Ground pin pairs are connected to special Power and Ground planes within the packages, to reduce ground bounce. Therefore, the maximum total capacitive load is 300 pF between each external Power/Ground pin pair. Maximum loading may vary for the low-voltage devices.

For slew-rate limited outputs this total is two times larger for each device type: 400 pF for XC4000E devices and 600 pF for XC4000X devices. This maximum capacitive load should not be exceeded, as it can result in ground bounce of greater than 1.5 V amplitude and more than 5 ns duration. This level of ground bounce may cause undesired transient behavior on an output, or in the internal logic. This restriction is common to all high-speed digital ICs, and is not particular to Xilinx or the XC4000 Series.


XC4000 Series devices have a feature called "Soft Start-up," designed to reduce ground bounce when all outputs are turned on simultaneously at the end of configuration. When the configuration process is finished and the device starts up, the first activation of the outputs is automatically slew-rate limited. Immediately following the initial activation of the I/O, the slew rate of the individual outputs is determined by the individual configuration option for each IOB.

Global Three-State

A separate Global 3-State line (not shown in Figure 15 or Figure 16) forces all FPGA outputs to the high-impedance state, unless boundary scan is enabled and is executing an EXTEST instruction. This global net (GTS) does not compete with other routing resources; it uses a dedicated distribution network.

GTS can be driven from any user-programmable pin as a global 3-state input. To use this global net, place an input pad and input buffer in the schematic or HDL code, driving the GTS pin of the STARTUP symbol. A specific pin location can be assigned to this input using a LOC attribute or property, just as with any other user-programmable pad. An inverter can optionally be inserted after the input buffer to invert the sense of the Global 3-State signal. Using GTS is similar to GSR. See Figure 2 on page 11 for details.

Alternatively, GTS can be driven from any internal node.



x5994

Figure 25: High-Level Routing Diagram of XC4000 Series CLB (shaded arrows indicate XC4000X only)

	XC4	4000E	XC	4000X
	Vertical	Horizontal	Vertical	Horizontal
Singles	8	8	8	8
Doubles	4	4	4	4
Quads	0	0	12	12
Longlines	6	6	10	6
Direct	0	0	2	2
Connects				
Globals	4	0	8	0
Carry Logic	2	0	1	0
Total	24	18	45	32

Table 14: Routing per CLB in XC4000 Series Devices

Programmable Switch Matrices

The horizontal and vertical single- and double-length lines intersect at a box called a programmable switch matrix (PSM). Each switch matrix consists of programmable pass transistors used to establish connections between the lines (see Figure 26).

For example, a single-length signal entering on the right side of the switch matrix can be routed to a single-length line on the top, left, or bottom sides, or any combination thereof, if multiple branches are required. Similarly, a double-length signal can be routed to a double-length line on any or all of the other three edges of the programmable switch matrix.




Figure 26: Programmable Switch Matrix (PSM)

Single-Length Lines

Single-length lines provide the greatest interconnect flexibility and offer fast routing between adjacent blocks. There are eight vertical and eight horizontal single-length lines associated with each CLB. These lines connect the switching matrices that are located in every row and a column of CLBs.

Single-length lines are connected by way of the programmable switch matrices, as shown in Figure 28. Routing connectivity is shown in Figure 27.

Single-length lines incur a delay whenever they go through a switching matrix. Therefore, they are not suitable for routing signals for long distances. They are normally used to conduct signals within a localized area and to provide the branching for nets with fanout greater than one.




Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

Double-Length Lines

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs




Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This

circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Each XC4000E longline has a programmable splitter switch at its center, as does each XC4000X longline driven by TBUFs. This switch can separate the line into two independent routing channels, each running half the width or height of the array.

Each XC4000X longline not driven by TBUFs has a buffered programmable splitter switch at the 1/4, 1/2, and 3/4 points of the array. Due to the buffering, XC4000X longline performance does not deteriorate with the larger array sizes. If the longline is split, the resulting partial longlines are independent.

Routing connectivity of the longlines is shown in Figure 27 on page 30.

Direct Interconnect (XC4000X only)

The XC4000X offers two direct, efficient and fast connections between adjacent CLBs. These nets facilitate a data flow from the left to the right side of the device, or from the top to the bottom, as shown in Figure 30. Signals routed on the direct interconnect exhibit minimum interconnect propagation delay and use no general routing resources.

The direct interconnect is also present between CLBs and adjacent IOBs. Each IOB on the left and top device edges has a direct path to the nearest CLB. Each CLB on the right and bottom edges of the array has a direct path to the nearest two IOBs, since there are two IOBs for each row or column of CLBs.

The place and route software uses direct interconnect whenever possible, to maximize routing resources and minimize interconnect delays.




Figure 30: XC4000X Direct Interconnect

I/O Routing

XC4000 Series devices have additional routing around the IOB ring. This routing is called a VersaRing. The VersaRing facilitates pin-swapping and redesign without affecting board layout. Included are eight double-length lines spanning two CLBs (four IOBs), and four longlines. Global lines and Wide Edge Decoder lines are provided. XC4000X devices also include eight octal lines.

A high-level diagram of the VersaRing is shown in Figure 31. The shaded arrows represent routing present only in XC4000X devices.

Figure 33 on page 34 is a detailed diagram of the XC4000E and XC4000X VersaRing. The area shown includes two IOBs. There are two IOBs per CLB row or column, therefore this diagram corresponds to the CLB routing diagram shown in Figure 27 on page 30. The shaded areas represent routing and routing connections present only in XC4000X devices.

Octal I/O Routing (XC4000X only)

Between the XC4000X CLB array and the pad ring, eight interconnect tracks provide for versatility in pin assignment and fixed pinout flexibility. (See Figure 32 on page 33.)

These routing tracks are called octals, because they can be broken every eight CLBs (sixteen IOBs) by a programmable buffer that also functions as a splitter switch. The buffers are staggered, so each line goes through a buffer at every eighth CLB location around the device edge.

The octal lines bend around the corners of the device. The lines cross at the corners in such a way that the segment most recently buffered before the turn has the farthest distance to travel before the next buffer, as shown in Figure 32.




Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge) WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)




Figure 32: XC4000X Octal I/O Routing

Table 16: Pin Descriptions (Continued)

Pin Name	I/O During Config.	I/O After Config.	Pin Description
TDI, TCK, TMS	1	I/O or I (JTAG)	If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select inputs respectively. They come directly from the pads, bypassing the IOBs. These pins can also be used as inputs to the CLB logic after configuration is completed. If the BSCAN symbol is not placed in the design, all boundary scan functions are inhib- ited once configuration is completed, and these pins become user-programmable I/O. The pins can be used automatically or user-constrained. To use them, use "LOC=" or place the library components TDI, TCK, and TMS instead of the usual pad symbols. In- put or output buffers must still be used.
HDC	ο	I/O	High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.
LDC	0	I/O	Low During Configuration ($\overline{\text{LDC}}$) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, $\overline{\text{LDC}}$ is a user-programmable I/O pin.
INIT	I/O	I/O	Before and during configuration, \overline{INIT} is a bidirectional signal. A 1 k Ω - 10 k Ω external pull-up resistor is recommended. As an active-Low open-drain output, \overline{INIT} is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 µs after \overline{INIT} has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, \overline{INIT} is a user-programmable I/O pin.
PGCK1 - PGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Primary Global inputs each drive a dedicated internal global net with short delay and minimal skew. If not used to drive a global buffer, any of these pins is a user-pro- grammable I/O. The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbo connected directly to the input of a BUFGP symbol is automatically placed on one of these pins.
SGCK1 - SGCK4 (XC4000E only)	Weak Pull-up	l or I/O	Four Secondary Global inputs each drive a dedicated internal global net with short delay and minimal skew. These internal global nets can also be driven from internal logic. If not used to drive a global net, any of these pins is a user-programmable I/O pin. The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buff- ers. Any input pad symbol connected directly to the input of a BUFGS symbol is auto- matically placed on one of these pins.
GCK1 - GCK8 (XC4000X only)	Weak Pull-up	l or I/O	Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Glo bal Early buffer. Each pair of global buffers can also be driven from internal logic, but must share an input signal. If not used to drive a global buffer, any of these pins is a user-programmable I/O. Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol is automatically placed on one of these pins.
FCLK1 - FCLK4 (XC4000XLA and XC4000XV only)	Weak Pull-up	l or I/O	Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the right side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.

is passed through and is captured by each FPGA when it recognizes the 0010 preamble. Following the length-count data, each FPGA outputs a High on DOUT until it has received its required number of data frames.

After an FPGA has received its configuration data, it passes on any additional frame start bits and configuration data on DOUT. When the total number of configuration clocks applied after memory initialization equals the value of the 24-bit length count, the FPGAs begin the start-up sequence and become operational together. FPGA I/O are normally released two CCLK cycles after the last configuration bit is received. Figure 47 on page 53 shows the start-up timing for an XC4000 Series device.

The daisy-chained bitstream is not simply a concatenation of the individual bitstreams. The PROM file formatter must be used to combine the bitstreams for a daisy-chained configuration.

Multi-Family Daisy Chain

All Xilinx FPGAs of the XC2000, XC3000, and XC4000 Series use a compatible bitstream format and can, therefore, be connected in a daisy chain in an arbitrary sequence. There is, however, one limitation. The lead device must belong to the highest family in the chain. If the chain contains XC4000 Series devices, the master normally cannot be an XC2000 or XC3000 device.

The reason for this rule is shown in Figure 47 on page 53. Since all devices in the chain store the same length count value and generate or receive one common sequence of CCLK pulses, they all recognize length-count match on the same CCLK edge, as indicated on the left edge of Figure 47. The master device then generates additional CCLK pulses until it reaches its finish point F. The different families generate or require different numbers of additional CCLK pulses until they reach F. Not reaching F means that the device does not really finish its configuration, although DONE may have gone High, the outputs became active, and the internal reset was released. For the XC4000 Series device, not reaching F means that readback cannot be ini-

tiated and most boundary scan instructions cannot be used.

The user has some control over the relative timing of these events and can, therefore, make sure that they occur at the proper time and the finish point F is reached. Timing is controlled using options in the bitstream generation software.

XC3000 Master with an XC4000 Series Slave

Some designers want to use an inexpensive lead device in peripheral mode and have the more precious I/O pins of the XC4000 Series devices all available for user I/O. Figure 44 provides a solution for that case.

This solution requires one CLB, one IOB and pin, and an internal oscillator with a frequency of up to 5 MHz as a clock source. The XC3000 master device must be configured with late Internal Reset, which is the default option.

One CLB and one IOB in the lead XC3000-family device are used to generate the additional CCLK pulse required by the XC4000 Series devices. When the lead device removes the internal RESET signal, the 2-bit shift register responds to its clock input and generates an active Low output signal for the duration of the subsequent clock period. An external connection between this output and CCLK thus creates the extra CCLK pulse.





Figure 44: CCLK Generation for XC3000 Master Driving an XC4000 Series Slave



F = Finished, no more configuration clocks needed Daisy-chain lead device must have latest F

Heavy lines describe default timing






Figure 49: Readback Schematic Example

Readback Options

Readback options are: Read Capture, Read Abort, and Clock Select. They are set with the bitstream generation software.

Read Capture

When the Read Capture option is selected, the readback data stream includes sampled values of CLB and IOB signals. The rising edge of RDBK.TRIG latches the inverted values of the four CLB outputs, the IOB output flip-flops and the input signals I1 and I2. Note that while the bits describing configuration (interconnect, function generators, and RAM content) are *not* inverted, the CLB and IOB output signals *are* inverted.

When the Read Capture option is not selected, the values of the capture bits reflect the configuration data originally written to those memory locations.

If the RAM capability of the CLBs is used, RAM data are available in readback, since they directly overwrite the F and G function-table configuration of the CLB.

RDBK.TRIG is located in the lower-left corner of the device, as shown in Figure 50.

Read Abort


When the Read Abort option is selected, a High-to-Low transition on RDBK.TRIG terminates the readback operation and prepares the logic to accept another trigger.

After an aborted readback, additional clocks (up to one readback clock per configuration frame) may be required to re-initialize the control logic. The status of readback is indicated by the output control net RDBK.RIP. RDBK.RIP is High whenever a readback is in progress.

Clock Select

CCLK is the default clock. However, the user can insert another clock on RDBK.CLK. Readback control and data are clocked on rising edges of RDBK.CLK. If readback must be inhibited for security reasons, the readback control nets are simply not connected.

RDBK.CLK is located in the lower right chip corner, as shown in Figure 50.



S. XILINX®

Figure 50: READBACK Symbol in Graphical Editor

Violating the Maximum High and Low Time Specification for the Readback Clock

The readback clock has a maximum High and Low time specification. In some cases, this specification cannot be met. For example, if a processor is controlling readback, an interrupt may force it to stop in the middle of a readback. This necessitates stopping the clock, and thus violating the specification.

The specification is mandatory only on clocking data at the end of a frame prior to the next start bit. The transfer mechanism will load the data to a shift register during the last six clock cycles of the frame, prior to the start bit of the following frame. This loading process is dynamic, and is the source of the maximum High and Low time requirements.

Therefore, the specification only applies to the six clock cycles prior to and including any start bit, including the clocks before the first start bit in the readback data stream. At other times, the frame data is already in the register and the register is not dynamic. Thus, it can be shifted out just like a regular shift register.

The user must precisely calculate the location of the readback data relative to the frame. The system must keep track of the position within a data frame, and disable interrupts before frame boundaries. Frame lengths and data formats are listed in Table 19, Table 20 and Table 21.

Readback with the XChecker Cable

The XChecker Universal Download/Readback Cable and Logic Probe uses the readback feature for bitstream verification. It can also display selected internal signals on the PC or workstation screen, functioning as a low-cost in-circuit emulator.

Table 23: Pin Functions During Configuration

		CONFIGURATION	MODE <m2:m1:m< th=""><th>/0></th><th></th><th></th></m2:m1:m<>	/0>		
SLAVE SERIAL <1:1:1>	MASTER SERIAL <0:0:0>	SYNCH. PERIPHERAL <0:1:1>	ASYNCH. PERIPHERAL <1:0:1>	MASTER PARALLEL DOWN <1:1:0>	MASTER PARALLEL UP <1:0:0>	USER OPERATION
M2(HIGH) (I)	M2(LOW) (I)	M2(LOW) (I)	M2(HIGH) (I)	M2(HIGH) (I)	M2(HIGH) (I)	(I)
M1(HIGH) (I)	M1(LOW) (I)	M1(HIGH) (I)	M1(LOW) (I)	M1(HIGH) (I)	M1(LOW) (I)	(O)
M0(HIGH) (I)	M0(LOW) (I)	M0(HIGH) (I)	M0(HIGH) (I)	M0(LOW) (I)	M0(LOW) (I)	(1)
HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	HDC (HIGH)	I/O
LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	LDC (LOW)	I/O
		INIT	INIT /	INIT /	INIT	I/O
DONE	DONE	DONE	DONE	DONE	DONE	DONE
PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM (I)	PROGRAM
CCLK (I)	CCLK (O)	CCLK (I)	CCLK (O)	CCLK (O)	CCLK (O)	CCLK (I)
001.001		RDY/BUSY (O)	RDY/BUSY (O)	RCLK (0)	RCLK (0)	I/O
			RS (I)			I/O
						I/O
		DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	DATA 7 (I)	I/O
			.,	()		I/O
			DATA 6 (I) DATA 5 (I)		DATA 6 (I) DATA 5 (I)	1/0 1/0
			.,			
		DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	DATA 4 (I)	I/O
		DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	DATA 3 (I)	I/O
		DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	DATA 2 (I)	I/O
		DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	DATA 1 (I)	I/O
DIN (I)	DIN (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	DATA 0 (I)	I/O
DOUT	DOUT	DOUT	DOUT	DOUT	DOUT	SGCK4-GCK6-I/C
TDI	TDI	TDI	TDI	TDI	TDI	TDI-I/O
ТСК	ТСК	тск	ТСК	ТСК	ТСК	TCK-I/O
TMS	TMS	TMS	TMS	TMS	TMS	TMS-I/O
TDO	TDO	TDO	TDO	TDO	TDO	TDO-(O)
			WS (I)	A0	A0	I/O
				A1	A1	PGCK4-GCK7-I/C
			CS1	A2	A2	I/O
				A3	A3	I/O
				A4	A4	I/O
				A5	A5	I/O
				A6	A6	I/O
				A7	A7	I/O
				A8	A8	I/O
				A9	A9	I/O
				A10	A10	I/O
				A11	A11	I/O
				A12	A12	I/O
				A13	A13	I/O
				A14	A14	I/O
				A15	A15	SGCK1-GCK8-I/O
				A16	A16	PGCK1-GCK1-I/O
				A17	A17	1/0
				A18*	A18*	I/O
				A19*	A19*	I/O
				A19 A20*	A19 A20*	I/O
				A20	A20	1/0 1/0
					<u>772 I</u>	ALL OTHERS
(0.4000)(amba						

* XC4000X only Notes

1. A shaded table cell represents a 50 k Ω - 100 k Ω pull-up before and during configuration.

(I) represents an input; (O) represents an output.
 INIT is an open-drain output during configuration.

Master Serial Mode

In Master Serial mode, the CCLK output of the lead FPGA drives a Xilinx Serial PROM that feeds the FPGA DIN input. Each rising edge of the CCLK output increments the Serial PROM internal address counter. The next data bit is put on the SPROM data output, connected to the FPGA DIN pin. The lead FPGA accepts this data on the subsequent rising CCLK edge.


The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin. There is an internal pipeline delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In the bitstream generation software, the user can specify Fast ConfigRate, which, starting several bits into the first frame, increases the CCLK frequency by a factor of eight. For actual timing values please refer to "Configuration Switching Characteristics" on page 68. Be sure that the serial PROM and slaves are fast enough to support this data rate. XC2000, XC3000/A, and XC3100A devices do not support the Fast ConfigRate option.

The SPROM CE input can be driven from either $\overline{\text{LDC}}$ or DONE. Using $\overline{\text{LDC}}$ avoids potential contention on the DIN pin, if this pin is configured as user-I/O, but $\overline{\text{LDC}}$ is then restricted to be a permanently High user output after configuration. Using DONE can also avoid contention on DIN, provided the early DONE option is invoked.

Figure 51 on page 60 shows a full master/slave system. The leftmost device is in Master Serial mode.

Master Serial mode is selected by a <000> on the mode pins (M2, M1, M0).



	Description		Symbol	Min	Max	Units
CCLK	DIN setup	1	T _{DSCK}	20		ns
COLK	DIN hold	2	T _{CKDS}	0		ns

Notes: 1. At power-up, Vcc must rise from 2.0 V to Vcc min in less than 25 ms, otherwise delay configuration by pulling PROGRAM Low until Vcc is valid.

2. Master Serial mode timing is based on testing in slave mode.

Figure 53: Master Serial Mode Programming Switching Characteristics

6

Asynchronous Peripheral Mode

Write to FPGA

Asynchronous Peripheral mode uses the trailing edge of the logic AND condition of \overline{WS} and $\overline{CS0}$ being Low and \overline{RS} and CS1 being High to accept byte-wide data from a microprocessor bus. In the lead FPGA, this data is loaded into a double-buffered UART-like parallel-to-serial converter and is serially shifted into the internal logic.

The lead FPGA presents the preamble data (and all data that overflows the lead device) on its DOUT pin. The RDY/BUSY output from the lead FPGA acts as a hand-shake signal to the microprocessor. RDY/BUSY goes Low when a byte has been received, and goes High again when the byte-wide input buffer has transferred its information into the shift register, and the buffer is ready to receive new data. A new write may be started immediately, as soon as the RDY/BUSY output has gone Low, acknowledging receipt of the previous data. Write may not be terminated until RDY/BUSY is High again for one CCLK period. Note that RDY/BUSY is pulled High with a high-impedance pull-up prior to INIT going High.

The length of the $\overline{\text{BUSY}}$ signal depends on the activity in the UART. If the shift register was empty when the new byte was received, the $\overline{\text{BUSY}}$ signal lasts for only two CCLK periods. If the shift register was still full when the new byte was received, the $\overline{\text{BUSY}}$ signal can be as long as nine CCLK periods.

Note that after the last byte has been entered, only seven of its bits are shifted out. CCLK remains High with DOUT equal to bit 6 (the next-to-last bit) of the last byte entered.

The READY/BUSY handshake can be ignored if the delay from any one Write to the end of the next Write is guaranteed to be longer than 10 CCLK periods.

Status Read

The logic AND condition of the $\overline{CS0}$, CS1and \overline{RS} inputs puts the device status on the Data bus.

- D7 High indicates Ready
- D7 Low indicates Busy
- D0 through D6 go unconditionally High

It is mandatory that the whole start-up sequence be started and completed by one byte-wide input. Otherwise, the pins used as Write Strobe or Chip Enable might become active outputs and interfere with the final byte transfer. If this transfer does not occur, the start-up sequence is not completed all the way to the finish (point F in Figure 47 on page 53).

In this case, at worst, the internal reset is not released. At best, Readback and Boundary Scan are inhibited. The length-count value, as generated by the XACT*step* software, ensures that these problems never occur.

Although RDY/ \overline{BUSY} is brought out as a separate signal, microprocessors can more easily read this information on one of the data lines. For this purpose, D7 represents the RDY/ \overline{BUSY} status when \overline{RS} is Low, \overline{WS} is High, and the two chip select lines are both active.

Asynchronous Peripheral mode is selected by a <101> on the mode pins (M2, M1, M0).





Figure 58: Asynchronous Peripheral Mode Circuit Diagram



	Description		Symbol	Min	Max	Units
) A (rit a	Effective Write time $(\overline{CS0}, \overline{WS}=Low; \overline{RS}, CS1=High)$	1	T _{CA}	100		ns
Write	DIN setup time	2	T _{DC}	60		ns
	DIN hold time	3	T _{CD}	0		ns
	RDY/BUSY delay after end of Write or Read		T _{WTRB}		60	ns
RDY	RDY/BUSY active after beginning of Read	7			60	ns
	RDY/BUSY Low output (Note 4)	6	T _{BUSY}	2	9	CCLK periods

Notes: 1. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.

3. CCLK and DOUT timing is tested in slave mode.

4. T_{BUSY} indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T_{BUSY} occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T_{BUSY} occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of $\overline{\text{WS}}$. RDY/BUSY will go active within 60 ns after the end of $\overline{\text{WS}}$. A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics

Product Availability

Table 24, Table 25, and Table 26 show the planned packages and speed grades for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Image: Constraint of the structure Image: Constraint of the structure Plast: Constraint of the structure Plast: Constraint of the structure Plast: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure Image: Constraint of the structure	HQ160 High-Pert	PQ160	о 10 10 10 10 10 10 10 10 10 10 10 10 10	HT176 High-Perf.	HQ208 High-Pert.	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	HQ240 High-Pert.	PQ240 Plast.	BG256 Plast. BG256 BGA	PG299 Ceram.	HQ304 ^{High-Perf.}	BG352 BGA	PG411 Ceram.	BG432 Plast. BGA	PG475 Ceram.	PG559 Ceram	BG560 Plast. BGA
$\begin{array}{c c c c c c c } & & & & & & & & & & & & & & & & & & &$	С С С С С С С С С С С С С С С С С С С		PQ160	TQ176			2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2			BG256		HQ304 ^{High}						
$\begin{array}{c ccccc} & -3 & -1 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 & -1 \\ \hline & -1 & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & C \\ \hline & -09C & C & C & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -09C & C & C & -1 \\ \hline & -1 & -1 & -1 & -1 \\ \hline & -09C & -1 & -1 \\ \hline & -1 & -1 \\ \hline & -1 & -1 & -1 \\ \hline & -1 $	C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C	HQ16	CI CI CI CI CI CI CI CI CI		HT17	HQ20		ΗΩ24	PQ24		PG29	HQ30	BG35	PG41	BG43	PG47	PG55	BG56
$\begin{array}{c ccccc} & -3 & -1 & -1 & -1 & -1 \\ \hline & -2 & -1 & -1 & -1 & -1 \\ \hline & -1 & -1 & -1 & -1 & -1 \\ \hline & -09C & C & C & C \\ \hline & -3 & -1 & -1 & -1 & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -2 & -1 & -1 & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & C & C & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & -9C & -1 & -1 & -1 \\ \hline & & -9C & -1 & -1 \\ \hline & & & -1 & -1 & -1 \\ \hline & & & & -1 & -1 \\ \hline & & & & & -1 \\ \hline & & & & & & -1 \\ \hline & & & & & & & -1 \\ \hline & & & & & & & & -1 \\ \hline & & & & & & & & & -1 \\ \hline & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & & & & & -1 \\ \hline & & & & & & & & & & & & & & & & & &$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccc} XC4002XL & -1 & C1 & C1 & C1 \\ \hline & -09C & C & C & C \\ \hline & -3 & C1 & C1 & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -2 & C1 & C & C1 \\ \hline & -09C & C & C & C \\ \hline & -3 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -2 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -2 & C1 & C1 \\ \hline & -09C & C & C \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -1 & -2 \\ \hline & -09C & -2 \\ \hline & -2 & -2 \\ \hline & -2 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -2 & -2 \\ \hline & -3 & -2 \\ \hline & -09C & -2 \\ \hline & -3 & -2 \\ \hline & & -2 $	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C I C I C I C I											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	CI CI CI CI CI CI CI CI CI CI CI CI CI C		CI CI CI CI CI CI CI	C I C I			C I C C I C I											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	C CI CI CI C C C C C C C C C C C C C C C		C CI CI C C CI	C I C I			C CI CI											
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	CI CI C C C C C C C C C C C C C C C C C		CI CI CI CI CI	C I C I			C I C I											
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	C1 C1 C C1 C1 C1 C1 C1 C1 C1 C1 C1 C1 C1		C I C I C I C I	C I C I			CI			2								
I CI CI -09C C C -09C C C -2 - - -2 - - -1 - - -09C - - -3 - - -09C - - -1 - - -09C - - -1 - - -09C - - -1 - - -2 - - -3 - - -1 - - -1 - - -1 - - -3 - -	CI C CI CI CI CI CI C C		C I C C I	СІ						CI								
-1 C1 C1 C1 -09C C C C -09C C C C -2 C C C -2 C C C -09C C C C -1 C C C -09C C C C -1 C C C -09C C C C -1 C C C -2 C C C -3 C C C -1 C C C -09C C C C -3 C C C	C CI CI CI CI C C		C C I							CI								
XC4013XL -3 -2 -1 -09C -09C -08C -08C -08C -08C -08C -09C -09C -09C -1 -09C	C1 C1 C1 C C C		СІ	C			CI			CI								
-2	CI CI C C			1	a :		С			С								
XC4013XL 1 0 0 -09C 0 0 -08C 0 0 -08C 0 0 -08C 0 0 -08C 0 0 -09C 0 -0	C1 C C				CI		CI		CI	CI								
-09C	C C		0.1		CI		CI		CI	CI								
-08C -3 -2 -1 -09C -3 -09C -2 -09C -1 -09C -3 -3	С	-	CI		CI		CI		CI	CI								
XC4020XL -3 -2 -1 -09C -3 -2 -3 -2 -3 -2 -1 -09C -1 -3 -2 -3 -2 -3 -2 -3 -3			С		С		С		С	С								
XC4020XL -1 -09C -3 XC4028XL -1 -2 -1 -09C -3 -3 -3 -3 -3 -3 -3 -3 -3 -3		_	C		С		С		С	С								
XC4020XL -1 -09C -3 -2 -1 -09C -3 -3 -2 -1 -09C -3 -3 -3 -3 -3 -3 -3 -3 -3 -3			CI		CI		CI		CI	CI								
1 -09C -3 -2 -1 -09C -3 -3	CI		CI		CI		CI		CI	CI								
XC4028XL -3 -3 -3 -3 -3 -3 -3 -	CI	_	CI		CI		CI		CI	CI								
XC4028XL -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2 -2	С		С		С		С		С	С	<u></u>	0.1						
AC4028XL -1 -1 -09C -3 -3		CI				CI		CI		CI	CI	CI	CI					
-09C		CI				C1 C1		C1 C1		C I C I	C1 C1	C1 C1	C I C I					
-3		C				C		c		c	C	C	c					
		CI				CI		CI		0	C	CI	CI	CI	CI			
		CI				CI		C				CI	CI	CI	CI			
XC4036XL -1		CI				CI		CI				CI	CI	CI	CI			
-09C		C				C		C				C	C	C	C			
-08C		C				C		c				C	C	C	C			
-3		CI				CI		CI				CI	CI	CI	CI			
-2		CI				CI		CI				CI	CI	CI	CI			
XC4044XL -1		CI				CI		CI				CI	CI	CI	CI			
-09C		C				C		C				C	C	C	C			
-3								CI				CI		CI	CI			CI
								CI				CI		CI	CI			CI
XC4052XL -1								CI				CI		CI	CI			CI
-09C								С				С		С	С			С
-3								CI				CI			CI	CI		CI
-2								CI				CI			CI	CI		CI
XC4062XL -1								CI				CI			CI	CI		CI
-09C								С				С			С	С		С
-08C								С				С			С	С		С
-3															CI		CI	CI
XC4085XL -2															CI		CI	CI
AC4085AL -1															CI		CI	CI
-09C															С		С	С

Table 24: Component Availability Chart for XC4000XL FPGAs

C = Commercial T_J = 0° to +85°C I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$



F	PINS	84	100	100	120	144	156	160	191	208	208	223	225	240	240	299	304
т	YPE	Plast. PLCC	Plast. PQFP	Plast. VQFP	Ceram. PGA	Plast. TQFP	Ceram. PGA	Plast. PQFP	Ceram. PGA	High-Perf. QFP	Plast. PQFP	Ceram. PGA	Plast. BGA	High-Perf. QFP	Plast. PQFP	Ceram. PGA	High-Perf. QF
C	DDE	PC84	PQ100	VQ100	PG120	ТQ144	PG156	PQ160	PG191	HQ208	PQ208	PG223	BG225	HQ240	PQ240	PG299	HQ304
	-4	CI	CI	CI	CI												
VC4002E	-3	CI	CI	CI	CI												
XC4003E	-2	CI	СІ	CI	CI												
	-1	C	C	C	C												
	-4	CI	CI			CI	CI	CI			CI						
XC4005E	-3	CI	CI			CI	CI	CI			CI						
AC4005E	-2	CI	CI			CI	CI	CI			СІ						
	-1	С	С			С	С	С			С						
	-4	CI				CI	CI	CI			CI						
XC4006E	-3	CI				CI	CI	CI			CI						
704000L	-2	CI				CI	CI	CI			CI						
	-1	С				С	С	С			С						
XC4008E	-4	CI						CI	CI		CI						
	-3	CI						CI	CI		CI						
X04000L	-2	CI						CI	CI		CI						
	-1	С						С	С		С						
	-4	CI						CI	CI	CI	CI		CI				
XC4010E	-3	CI						CI	CI	CI	CI		CI				
XOHOTOL	-2	CI						CI	CI	CI	CI		CI				
	-1	С						С	С	С	С		С				
	-4							CI		CI	CI	CI	CI	CI	CI		
XC4013E	-3							CI		CI	CI	CI	CI	CI	CI		
	-2							CI		CI	CI	CI	CI	CI	CI		
	-1							С		С	С	С	С	С	С		
	-4									CI		CI		CI			
XC4020E	-3									CI		CI		CI			
	-2									CI		CI		CI			
	-1									С		С		С			
VCADOFE	-4											CI		CI		CI	CI
XC4025E	-3											CI C		CI		CI C	CI
1/29/99	-2											ر د		С		L L	С

Table 25: Component Availability Chart for XC4000E FPGAs

1/29/99

C = Commercial $T_J = 0^\circ$ to +85°C I= Industrial $T_J = -40^\circ$ C to +100°C

Table 26: Component Availability Chart for XC4000EX FPGAs

PINS 208 240 299 304 352 411 432 High-Perf. QFP High-Perf. QFP Ceram. PGA High-Perf. QFP Plast. Ceram. PGA Plast. BGA TYPE BGA HQ240 PG299 HQ304 BG352 PG411 BG432 HQ208 CODE -4 СΙ СІ СΙ СІ СІ XC4028EX -3 СІ СΙ СΙ СІ СІ -2 С С С С С -4 СI СІ СІ CI CI XC4036EX -3 СΙ СΙ СΙ СІ СΙ -2 С С С С С

1/29/99

C = Commercial $T_J = 0^{\circ}$ to +85°C

I= Industrial $T_J = -40^{\circ}C$ to $+100^{\circ}C$