# E·XFL

#### AMD Xilinx - XC4008E-2PC84C Datasheet



Welcome to E-XFL.COM

#### Understanding <u>Embedded - FPGAs (Field</u> <u>Programmable Gate Array)</u>

Embedded - FPGAs, or Field Programmable Gate Arrays, are advanced integrated circuits that offer unparalleled flexibility and performance for digital systems. Unlike traditional fixed-function logic devices, FPGAs can be programmed and reprogrammed to execute a wide array of logical operations, enabling customized functionality tailored to specific applications. This reprogrammability allows developers to iterate designs quickly and implement complex functions without the need for custom hardware.

#### **Applications of Embedded - FPGAs**

The versatility of Embedded - FPGAs makes them indispensable in numerous fields. In telecommunications.

#### Details

| Product Status                 | Obsolete   |
|--------------------------------|--|
| Number of LABs/CLBs            | 324  |
| Number of Logic Elements/Cells | 770  |
| Total RAM Bits                 | 10368  |
| Number of I/O                  | 61   |
| Number of Gates                | 8000   |
| Voltage - Supply               | 4.75V ~ 5.25V  |
| Mounting Type                  | Surface Mount  |
| Operating Temperature          | 0°C ~ 85°C (TJ)  |
| Package / Case                 | 84-LCC (J-Lead)  |
| Supplier Device Package        | 84-PLCC (29.31x29.31)                                      |
| Purchase URL                   | https://www.e-xfl.com/product-detail/xilinx/xc4008e-2pc84c |
|                                |  |

Email: info@E-XFL.COM

Address: Room A, 16/F, Full Win Commercial Centre, 573 Nathan Road, Mongkok, Hong Kong

# XC4000E and XC4000X Series Compared to the XC4000

For readers already familiar with the XC4000 family of Xilinx Field Programmable Gate Arrays, the major new features in the XC4000 Series devices are listed in this section. The biggest advantages of XC4000E and XC4000X devices are significantly increased system speed, greater capacity, and new architectural features, particularly Select-RAM memory. The XC4000X devices also offer many new routing features, including special high-speed clock buffers that can be used to capture input data with minimal delay.

Any XC4000E device is pinout- and bitstream-compatible with the corresponding XC4000 device. An existing XC4000 bitstream can be used to program an XC4000E device. However, since the XC4000E includes many new features, an XC4000E bitstream cannot be loaded into an XC4000 device.

XC4000X Series devices are not bitstream-compatible with equivalent array size devices in the XC4000 or XC4000E families. However, equivalent array size devices, such as the XC4025, XC4025E, XC4028EX, and XC4028XL, are pinout-compatible.

## Improvements in XC4000E and XC4000X

#### Increased System Speed

XC4000E and XC4000X devices can run at synchronous system clock rates of up to 80 MHz, and internal performance can exceed 150 MHz. This increase in performance over the previous families stems from improvements in both device processing and system architecture. XC4000 Series devices use a sub-micron multi-layer metal process. In addition, many architectural improvements have been made, as described below.

The XC4000XL family is a high performance 3.3V family based on  $0.35\mu$  SRAM technology and supports system speeds to 80 MHz.

## PCI Compliance

XC4000 Series -2 and faster speed grades are fully PCI compliant. XC4000E and XC4000X devices can be used to implement a one-chip PCI solution.

## Carry Logic

The speed of the carry logic chain has increased dramatically. Some parameters, such as the delay on the carry chain through a single CLB (TBYP), have improved by as much as 50% from XC4000 values. See "Fast Carry Logic" on page 18 for more information.

#### Select-RAM Memory: Edge-Triggered, Synchronous RAM Modes

The RAM in any CLB can be configured for synchronous, edge-triggered, write operation. The read operation is not affected by this change to an edge-triggered write.

#### **Dual-Port RAM**

A separate option converts the 16x2 RAM in any CLB into a 16x1 dual-port RAM with simultaneous Read/Write.

The function generators in each CLB can be configured as either level-sensitive (asynchronous) single-port RAM, edge-triggered (synchronous) single-port RAM, edge-triggered (synchronous) dual-port RAM, or as combinatorial logic.

#### Configurable RAM Content

The RAM content can now be loaded at configuration time, so that the RAM starts up with user-defined data.

#### H Function Generator

In current XC4000 Series devices, the H function generator is more versatile than in the original XC4000. Its inputs can come not only from the F and G function generators but also from up to three of the four control input lines. The H function generator can thus be totally or partially independent of the other two function generators, increasing the maximum capacity of the device.

#### **IOB Clock Enable**

The two flip-flops in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-flop or both. This clock enable operates exactly like the EC pin on the XC4000 CLB. This new feature makes the IOBs more versatile, and avoids the need for clock gating.

#### **Output Drivers**

The output pull-up structure defaults to a TTL-like totem-pole. This driver is an n-channel pull-up transistor, pulling to a voltage one transistor threshold below Vcc, just like the XC4000 family outputs. Alternatively, XC4000 Series devices can be globally configured with CMOS outputs, with p-channel pull-up transistors pulling to Vcc. Also, the configurable pull-up resistor in the XC4000 Series is a p-channel transistor that pulls to Vcc, whereas in the original XC4000 family it is an n-channel transistor that pulls to a voltage one transistor threshold below Vcc.

# **Detailed Functional Description**

XC4000 Series devices achieve high speed through advanced semiconductor technology and improved architecture. The XC4000E and XC4000X support system clock rates of up to 80 MHz and internal performance in excess of 150 MHz. Compared to older Xilinx FPGA families, XC4000 Series devices are more powerful. They offer on-chip edge-triggered and dual-port RAM, clock enables on I/O flip-flops, and wide-input decoders. They are more versatile in many applications, especially those involving RAM. Design cycles are faster due to a combination of increased routing resources and more sophisticated software.

# **Basic Building Blocks**

Xilinx user-programmable gate arrays include two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).

- CLBs provide the functional elements for constructing the user's logic.
- IOBs provide the interface between the package pins and internal signal lines.

Three other types of circuits are also available:

- 3-State buffers (TBUFs) driving horizontal longlines are associated with each CLB.
- Wide edge decoders are available around the periphery of each device.
- An on-chip oscillator is provided.

Programmable interconnect resources provide routing paths to connect the inputs and outputs of these configurable elements to the appropriate networks.

The functionality of each circuit block is customized during configuration by programming internal static memory cells. The values stored in these memory cells determine the logic functions and interconnections implemented in the FPGA. Each of these available circuits is described in this section.

# Configurable Logic Blocks (CLBs)

Configurable Logic Blocks implement most of the logic in an FPGA. The principal CLB elements are shown in Figure 1. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. Either zero, one, or two of these inputs can be the outputs of F and G; the other input(s) are from outside the CLB. The CLB can, therefore, implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs. Each CLB contains two storage elements that can be used to store the function generator outputs. However, the storage elements and function generators can also be used independently. These storage elements can be configured as flip-flops in both XC4000E and XC4000X devices; in the XC4000X they can optionally be configured as latches. DIN can be used as a direct input to either of the two storage elements. H1 can drive the other through the H function generator. Function generator outputs can also drive two outputs independent of the storage element outputs. This versatility increases logic capacity and simplifies routing.

Thirteen CLB inputs and four CLB outputs provide access to the function generators and storage elements. These inputs and outputs connect to the programmable interconnect resources outside the block.

## **Function Generators**

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, with outputs labeled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented.

A third function generator, labeled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator outputs. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output.

A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables<sup>1</sup>
- any single function of five variables
- any function of four variables together with some functions of six variables
- some functions of up to nine variables.

Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased capacity and speed.

The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

<sup>1.</sup> When three separate functions are generated, one of the function outputs must be captured in a flip-flop internal to the CLB. Only two unregistered function generator outputs are available from the CLB.



Figure 4: 16x2 (or 16x1) Edge-Triggered Single-Port RAM



Figure 5: 32x1 Edge-Triggered Single-Port RAM (F and G addresses are identical)



Figure 9: 16x2 (or 16x1) Level-Sensitive Single-Port RAM



Figure 10: 32x1 Level-Sensitive Single-Port RAM (F and G addresses are identical)

or clear on reset and after configuration. Other than the global GSR net, no user-controlled set/reset signal is available to the I/O flip-flops. The choice of set or clear applies to both the initial state of the flip-flop and the response to the Global Set/Reset pulse. See "Global Set/Reset" on page 11 for a description of how to use GSR.

#### JTAG Support

Embedded logic attached to the IOBs contains test structures compatible with IEEE Standard 1149.1 for boundary scan testing, permitting easy chip and board-level testing. More information is provided in "Boundary Scan" on page 42.

# **Three-State Buffers**

A pair of 3-state buffers is associated with each CLB in the array. (See Figure 27 on page 30.) These 3-state buffers can be used to drive signals onto the nearest horizontal longlines above and below the CLB. They can therefore be used to implement multiplexed or bidirectional buses on the horizontal longlines, saving logic resources. Programmable pull-up resistors attached to these longlines help to implement a wide wired-AND function.

The buffer enable is an active-High 3-state (i.e. an active-Low enable), as shown in Table 13.

Another 3-state buffer with similar access is located near each I/O block along the right and left edges of the array. (See Figure 33 on page 34.)

The horizontal longlines driven by the 3-state buffers have a weak keeper at each end. This circuit prevents undefined floating levels. However, it is overridden by any driver, even a pull-up resistor.

Special longlines running along the perimeter of the array can be used to wire-AND signals coming from nearby IOBs or from internal longlines. These longlines form the wide edge decoders discussed in "Wide Edge Decoders" on page 27.

## Three-State Buffer Modes

The 3-state buffers can be configured in three modes:

- Standard 3-state buffer
- Wired-AND with input on the I pin
- Wired OR-AND

#### Standard 3-State Buffer

All three pins are used. Place the library element BUFT. Connect the input to the I pin and the output to the O pin. The T pin is an active-High 3-state (i.e. an active-Low enable). Tie the T pin to Ground to implement a standard buffer.

#### Wired-AND with Input on the I Pin

The buffer can be used as a Wired-AND. Use the WAND1 library symbol, which is essentially an open-drain buffer. WAND4, WAND8, and WAND16 are also available. See the *XACT Libraries Guide* for further information.

The T pin is internally tied to the I pin. Connect the input to the I pin and the output to the O pin. Connect the outputs of all the WAND1s together and attach a PULLUP symbol.

#### Wired OR-AND

The buffer can be configured as a Wired OR-AND. A High level on either input turns off the output. Use the WOR2AND library symbol, which is essentially an open-drain 2-input OR gate. The two input pins are functionally equivalent. Attach the two inputs to the I0 and I1 pins and tie the output to the O pin. Tie the outputs of all the WOR2ANDs together and attach a PULLUP symbol.

#### Three-State Buffer Examples

Figure 21 shows how to use the 3-state buffers to implement a wired-AND function. When all the buffer inputs are High, the pull-up resistor(s) provide the High output.

Figure 22 shows how to use the 3-state buffers to implement a multiplexer. The selection is accomplished by the buffer 3-state signal.

Pay particular attention to the polarity of the T pin when using these buffers in a design. Active-High 3-state (T) is identical to an active-Low output enable, as shown in Table 13.

#### Table 13: Three-State Buffer Functionality

| IN | Т | OUT |
|----|---|-----|
| Х  | 1 | Z   |
| IN | 0 | IN  |



Figure 21: Open-Drain Buffers Implement a Wired-AND Function

X6465

The oscillator output is optionally available after configuration. Any two of four resynchronized taps of a built-in divider are also available. These taps are at the fourth, ninth, fourteenth and nineteenth bits of the divider. Therefore, if the primary oscillator output is running at the nominal 8 MHz, the user has access to an 8 MHz clock, plus any two of 500 kHz, 16kHz, 490Hz and 15Hz (up to 10% lower for low-voltage devices). These frequencies can vary by as much as -50% or +25%.

These signals can be accessed by placing the OSC4 library element in a schematic or in HDL code (see Figure 24).

The oscillator is automatically disabled after configuration if the OSC4 symbol is not used in the design.

# Programmable Interconnect

All internal connections are composed of metal segments with programmable switching points and switching matrices to implement the desired routing. A structured, hierarchical matrix of routing resources is provided to achieve efficient automated routing.

The XC4000E and XC4000X share a basic interconnect structure. XC4000X devices, however, have additional routing not available in the XC4000E. The extra routing resources allow high utilization in high-capacity devices. All XC4000X-specific routing resources are clearly identified throughout this section. Any resources not identified as XC4000X-specific are present in all XC4000 Series devices.

This section describes the varied routing resources available in XC4000 Series devices. The implementation software automatically assigns the appropriate resources based on the density and timing requirements of the design.

# Interconnect Overview

There are several types of interconnect.

- CLB routing is associated with each row and column of the CLB array.
- IOB routing forms a ring (called a VersaRing) around the outside of the CLB array. It connects the I/O with the internal logic blocks.

 Global routing consists of dedicated networks primarily designed to distribute clocks throughout the device with minimum delay and skew. Global routing can also be used for other high-fanout signals.

Five interconnect types are distinguished by the relative length of their segments: single-length lines, double-length lines, quad and octal lines (XC4000X only), and longlines. In the XC4000X, direct connects allow fast data flow between adjacent CLBs, and between IOBs and CLBs.

Extra routing is included in the IOB pad ring. The XC4000X also includes a ring of octal interconnect lines near the IOBs to improve pin-swapping and routing to locked pins.

XC4000E/X devices include two types of global buffers. These global buffers have different properties, and are intended for different purposes. They are discussed in detail later in this section.

# **CLB Routing Connections**

A high-level diagram of the routing resources associated with one CLB is shown in Figure 25. The shaded arrows represent routing present only in XC4000X devices.

Table 14 shows how much routing of each type is available in XC4000E and XC4000X CLB arrays. Clearly, very large designs, or designs with a great deal of interconnect, will route more easily in the XC4000X. Smaller XC4000E designs, typically requiring significantly less interconnect, do not require the additional routing.

Figure 27 on page 30 is a detailed diagram of both the XC4000E and the XC4000X CLB, with associated routing. The shaded square is the programmable switch matrix, present in both the XC4000E and the XC4000X. The L-shaped shaded area is present only in XC4000X devices. As shown in the figure, the XC4000X block is essentially an XC4000E block with additional routing.

CLB inputs and outputs are distributed on all four sides, providing maximum routing flexibility. In general, the entire architecture is symmetrical and regular. It is well suited to established placement and routing algorithms. Inputs, outputs, and function generators can freely swap positions within a CLB to avoid routing congestion during the placement and routing operation.



Figure 28: Single- and Double-Length Lines, with Programmable Switch Matrices (PSMs)

#### **Double-Length Lines**

The double-length lines consist of a grid of metal segments, each twice as long as the single-length lines: they run past two CLBs before entering a switch matrix. Double-length lines are grouped in pairs with the switch matrices staggered, so that each line goes through a switch matrix at every other row or column of CLBs (see Figure 28).

There are four vertical and four horizontal double-length lines associated with each CLB. These lines provide faster signal routing over intermediate distances, while retaining routing flexibility. Double-length lines are connected by way of the programmable switch matrices. Routing connectivity is shown in Figure 27.

#### Quad Lines (XC4000X only)

XC4000X devices also include twelve vertical and twelve horizontal quad lines per CLB row and column. Quad lines are four times as long as the single-length lines. They are interconnected via buffered switch matrices (shown as diamonds in Figure 27 on page 30). Quad lines run past four CLBs before entering a buffered switch matrix. They are grouped in fours, with the buffered switch matrices staggered, so that each line goes through a buffered switch matrix at every fourth CLB location in that row or column. (See Figure 29.)

The buffered switch matrixes have four pins, one on each edge. All of the pins are bidirectional. Any pin can drive any or all of the other pins.

Each buffered switch matrix contains one buffer and six pass transistors. It resembles the programmable switch matrix shown in Figure 26, with the addition of a programmable buffer. There can be up to two independent inputs



Figure 29: Quad Lines (XC4000X only)

and up to two independent outputs. Only one of the independent inputs can be buffered.

The place and route software automatically uses the timing requirements of the design to determine whether or not a quad line signal should be buffered. A heavily loaded signal is typically buffered, while a lightly loaded one is not. One scenario is to alternate buffers and pass transistors. This allows both vertical and horizontal quad lines to be buffered at alternating buffered switch matrices.

Due to the buffered switch matrices, quad lines are very fast. They provide the fastest available method of routing heavily loaded signals for long distances across the device.

#### Longlines

Longlines form a grid of metal interconnect segments that run the entire length or width of the array. Longlines are intended for high fan-out, time-critical signal nets, or nets that are distributed over long distances. In XC4000X devices, quad lines are preferred for critical nets, because the buffered switch matrices make them faster for high fan-out nets.

Two horizontal longlines per CLB can be driven by 3-state or open-drain drivers (TBUFs). They can therefore implement unidirectional or bidirectional buses, wide multiplexers, or wired-AND functions. (See "Three-State Buffers" on page 26 for more details.)

Each horizontal longline driven by TBUFs has either two (XC4000E) or eight (XC4000X) pull-up resistors. To activate these resistors, attach a PULLUP symbol to the long-line net. The software automatically activates the appropriate number of pull-ups. There is also a weak keeper at each end of these two horizontal longlines. This

6



Figure 31: High-Level Routing Diagram of XC4000 Series VersaRing (Left Edge) WED = Wide Edge Decoder, IOB = I/O Block (shaded arrows indicate XC4000X only)



Figure 32: XC4000X Octal I/O Routing

#### Table 16: Pin Descriptions (Continued)

|  | I/O             | I/O                   |  |
|--|-----------------|-----------------------|--|
|  | During          | After                 |  |
| Pin Name   | Config.         | Config.               | Pin Description  |
| TDI, TCK,<br>TMS   | I               | I/O<br>or I<br>(JTAG) | If boundary scan is used, these pins are Test Data In, Test Clock, and Test Mode Select<br>inputs respectively. They come directly from the pads, bypassing the IOBs. These pins<br>can also be used as inputs to the CLB logic after configuration is completed.<br>If the BSCAN symbol is not placed in the design, all boundary scan functions are inhib-<br>ited once configuration is completed, and these pins become user-programmable I/O.<br>The pins can be used automatically or user-constrained. To use them, use "LOC=" or<br>place the library components TDI, TCK, and TMS instead of the usual pad symbols. In-<br>put or output buffers must still be used.  |
| HDC  | Ο               | I/O                   | High During Configuration (HDC) is driven High until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, HDC is a user-programmable I/O pin.   |
| LDC  | ο               | I/O                   | Low During Configuration ( $\overline{\text{LDC}}$ ) is driven Low until the I/O go active. It is available as a control output indicating that configuration is not yet completed. After configuration, $\overline{\text{LDC}}$ is a user-programmable I/O pin.   |
| ĪNIT   | I/O             | I/O                   | Before and during configuration, $\overline{\text{INIT}}$ is a bidirectional signal. A 1 k $\Omega$ - 10 k $\Omega$ external pull-up resistor is recommended.<br>As an active-Low open-drain output, $\overline{\text{INIT}}$ is held Low during the power stabilization and internal clearing of the configuration memory. As an active-Low input, it can be used to hold the FPGA in the internal WAIT state before the start of configuration. Master mode devices stay in a WAIT state an additional 30 to 300 µs after $\overline{\text{INIT}}$ has gone High. During configuration, a Low on this output indicates that a configuration data error has occurred. After the I/O go active, $\overline{\text{INIT}}$ is a user-programmable I/O pin. |
| PGCK1 -<br>PGCK4<br>(XC4000E<br>only)                      | Weak<br>Pull-up | l or I/O              | Four Primary Global inputs each drive a dedicated internal global net with short delay<br>and minimal skew. If not used to drive a global buffer, any of these pins is a user-pro-<br>grammable I/O.<br>The PGCK1-PGCK4 pins drive the four Primary Global Buffers. Any input pad symbol<br>connected directly to the input of a BUFGP symbol is automatically placed on one of<br>these pins.   |
| SGCK1 -<br>SGCK4<br>(XC4000E<br>only)                      | Weak<br>Pull-up | l or I/O              | Four Secondary Global inputs each drive a dedicated internal global net with short delay<br>and minimal skew. These internal global nets can also be driven from internal logic. If<br>not used to drive a global net, any of these pins is a user-programmable I/O pin.<br>The SGCK1-SGCK4 pins provide the shortest path to the four Secondary Global Buff-<br>ers. Any input pad symbol connected directly to the input of a BUFGS symbol is auto-<br>matically placed on one of these pins.  |
| GCK1 -<br>GCK8<br>(XC4000X<br>only)                        | Weak<br>Pull-up | l or I/O              | Eight inputs can each drive a Global Low-Skew buffer. In addition, each can drive a Glo-<br>bal Early buffer. Each pair of global buffers can also be driven from internal logic, but<br>must share an input signal. If not used to drive a global buffer, any of these pins is a<br>user-programmable I/O.<br>Any input pad symbol connected directly to the input of a BUFGLS or BUFGE symbol<br>is automatically placed on one of these pins.   |
| FCLK1 -<br>FCLK4<br>(XC4000XLA<br>and<br>XC4000XV<br>only) | Weak<br>Pull-up | l or I/O              | Four inputs can each drive a Fast Clock (FCLK) buffer which can deliver a clock signal to any IOB clock input in the octant of the die served by the Fast Clock buffer. Two Fast Clock buffers serve the two IOB octants on the left side of the die and the other two Fast Clock buffers serve the two IOB octants on the right side of the die. On each side of the die, one Fast Clock buffer serves the upper octant and the other serves the lower octant. If not used to drive a Fast Clock buffer, any of these pins is a user-programmable I/O.  |

Figure 41 on page 44 is a diagram of the XC4000 Series boundary scan logic. It includes three bits of Data Register per IOB, the IEEE 1149.1 Test Access Port controller, and the Instruction Register with decodes.

XC4000 Series devices can also be configured through the boundary scan logic. See "Readback" on page 55.

# **Data Registers**

The primary data register is the boundary scan register. For each IOB pin in the FPGA, bonded or not, it includes three bits for In, Out and 3-State Control. Non-IOB pins have appropriate partial bit population for In or Out only. PRO-GRAM, CCLK and DONE are not included in the boundary scan register. Each EXTEST CAPTURE-DR state captures all In, Out, and 3-state pins.

The data register also includes the following non-pin bits: TDO.T, and TDO.O, which are always bits 0 and 1 of the

data register, respectively, and BSCANT.UPD, which is always the last bit of the data register. These three boundary scan bits are special-purpose Xilinx test signals.

The other standard data register is the single flip-flop BYPASS register. It synchronizes data being passed through the FPGA to the next downstream boundary scan device.

The FPGA provides two additional data registers that can be specified using the BSCAN macro. The FPGA provides two user pins (BSCAN.SEL1 and BSCAN.SEL2) which are the decodes of two user instructions. For these instructions, two corresponding pins (BSCAN.TDO1 and BSCAN.TDO2) allow user scan data to be shifted out on TDO. The data register clock (BSCAN.DRCK) is available for control of test logic which the user may wish to implement with CLBs. The NAND of TCK and RUN-TEST-IDLE is also provided (BSCAN.IDLE).



Figure 40: Block Diagram of XC4000E IOB with Boundary Scan (some details not shown). XC4000X Boundary Scan Logic is Identical.





Figure 41: XC4000 Series Boundary Scan Logic

## Instruction Set

The XC4000 Series boundary scan instruction set also includes instructions to configure the device and read back the configuration data. The instruction set is coded as shown in Table 17.

## **Bit Sequence**

The bit sequence within each IOB is: In, Out, 3-State. The input-only M0 and M2 mode pins contribute only the In bit to the boundary scan I/O data register, while the output-only M1 pin contributes all three bits.

The first two bits in the I/O data register are TDO.T and TDO.O, which can be used for the capture of internal signals. The final bit is BSCANT.UPD, which can be used to drive an internal net. These locations are primarily used by Xilinx for internal testing.

From a cavity-up view of the chip (as shown in XDE or Epic), starting in the upper right chip corner, the boundary scan data-register bits are ordered as shown in Figure 42. The device-specific pinout tables for the XC4000 Series include the boundary scan locations for each IOB pin.

BSDL (Boundary Scan Description Language) files for XC4000 Series devices are available on the Xilinx FTP site.

# **Including Boundary Scan in a Schematic**

If boundary scan is only to be used during configuration, no special schematic elements need be included in the schematic or HDL code. In this case, the special boundary scan pins TDI, TMS, TCK and TDO can be used for user functions after configuration.

To indicate that boundary scan remain enabled after configuration, place the BSCAN library symbol and connect the TDI, TMS, TCK and TDO pad symbols to the appropriate pins, as shown in Figure 43.

Even if the boundary scan symbol is used in a schematic, the input pins TMS, TCK, and TDI can still be used as inputs to be routed to internal logic. Care must be taken not to force the chip into an undesired boundary scan state by inadvertently applying boundary scan input patterns to these pins. The simplest way to prevent this is to keep TMS High, and then apply whatever signal is desired to TDI and TCK.

#### Table 20: XC4000E Program Data

| Device              | XC4003E   | XC4005E   | XC4006E   | XC4008E   | XC4010E   | XC4013E   | XC4020E   | XC4025E   |
|---------------------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|-----------|
| Max Logic Gates     | 3,000     | 5,000     | 6,000     | 8,000     | 10,000    | 13,000    | 20,000    | 25,000    |
| CLBs                | 100       | 196       | 256       | 324       | 400       | 576       | 784       | 1,024     |
| (Row x Col.)        | (10 x 10) | (14 x 14) | (16 x 16) | (18 x 18) | (20 x 20) | (24 x 24) | (28 x 28) | (32 x 32) |
| IOBs                | 80        | 112       | 128       | 144       | 160       | 192       | 224       | 256       |
| Flip-Flops          | 360       | 616       | 768       | 936       | 1,120     | 1,536     | 2,016     | 2,560     |
| Bits per Frame      | 126       | 166       | 186       | 206       | 226       | 266       | 306       | 346       |
| Frames              | 428       | 572       | 644       | 716       | 788       | 932       | 1,076     | 1,220     |
| Program Data        | 53,936    | 94,960    | 119,792   | 147,504   | 178,096   | 247,920   | 329,264   | 422,128   |
| PROM Size<br>(bits) | 53,984    | 95,008    | 119,840   | 147,552   | 178,144   | 247,968   | 329,312   | 422,176   |

Notes: 1. Bits per Frame = (10 x number of rows) + 7 for the top + 13 for the bottom + 1 + 1 start bit + 4 error check bits Number of Frames = (36 x number of columns) + 26 for the left edge + 41 for the right edge + 1

Program Data = (Bits per Frame x Number of Frames) + 8 postamble bits

PROM Size = Program Data + 40 (header) + 8

2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value **must** be adjusted for all such extra "one" bits, even for extra leading ones at the beginning of the header.

#### Table 21: XC4000EX/XL Program Data

| Device                    | XC4002XL      | XC4005           | XC4010           | XC4013           | XC4020           | XC4028             | XC4036             | XC4044             | XC4052             | XC4062             | XC4085             |
|---------------------------|---------------|------------------|------------------|------------------|------------------|--------------------|--------------------|--------------------|--------------------|--------------------|--------------------|
| Max Logic<br>Gates        | 2,000         | 5,000            | 10,000           | 13,000           | 20,000           | 28,000             | 36,000             | 44,000             | 52,000             | 62,000             | 85,000             |
| CLBs<br>(Row x<br>Column) | 64<br>(8 x 8) | 196<br>(14 x 14) | 400<br>(20 x 20) | 576<br>(24 x 24) | 784<br>(28 x 28) | 1,024<br>(32 x 32) | 1,296<br>(36 x 36) | 1,600<br>(40 x 40) | 1,936<br>(44 x 44) | 2,304<br>(48 x 48) | 3,136<br>(56 x 56) |
| IOBs                      | 64            | 112              | 160              | 192              | 224              | 256                | 288                | 320                | 352                | 384                | 448                |
| Flip-Flops                | 256           | 616              | 1,120            | 1,536            | 2,016            | 2,560              | 3,168              | 3,840              | 4,576              | 5,376              | 7,168              |
| Bits per<br>Frame         | 133           | 205              | 277              | 325              | 373              | 421                | 469                | 517                | 565                | 613                | 709                |
| Frames                    | 459           | 741              | 1,023            | 1,211            | 1,399            | 1,587              | 1,775              | 1,963              | 2,151              | 2,339              | 2,715              |
| Program Data              | 61,052        | 151,910          | 283,376          | 393,580          | 521,832          | 668,124            | 832,480            | 1,014,876          | 1,215,320          | 1,433,804          | 1,924,940          |
| PROM Size<br>(bits)       | 61,104        | 151,960          | 283,424          | 393,632          | 521,880          | 668,172            | 832,528            | 1,014,924          | 1,215,368          | 1,433,852          | 1,924,992          |

Notes: 1. Bits per frame =  $(13 \times 10^{10} \text{ s}) + 9$  for the top + 17 for the bottom + 8 + 1 start bit + 4 error check bits.

Frames = (47 x number of columns) + 27 for the left edge + 52 for the right edge + 4.

Program data = (bits per frame x number of frames) + 5 postamble bits.

PROM size = (program data + 40 header bits + 8 start bits) rounded up to the nearest byte.

2. The user can add more "one" bits as leading dummy bits in the header, or, if CRC = off, as trailing dummy bits at the end of any frame, following the four error check bits. However, the Length Count value must be adjusted for all such extra "one" bits, even for extra leading "ones" at the beginning of the header.

# Cyclic Redundancy Check (CRC) for Configuration and Readback

The Cyclic Redundancy Check is a method of error detection in data transmission applications. Generally, the transmitting system performs a calculation on the serial bitstream. The result of this calculation is tagged onto the data stream as additional check bits. The receiving system performs an identical calculation on the bitstream and compares the result with the received checksum.

Each data frame of the configuration bitstream has four error bits at the end, as shown in Table 19. If a frame data error is detected during the loading of the FPGA, the configuration process with a potentially corrupted bitstream is terminated. The FPGA pulls the  $\overline{\text{INIT}}$  pin Low and goes into a Wait state.

During Readback, 11 bits of the 16-bit checksum are added to the end of the Readback data stream. The checksum is computed using the CRC-16 CCITT polynomial, as shown in Figure 45. The checksum consists of the 11 most significant bits of the 16-bit code. A change in the checksum indicates a change in the Readback bitstream. A comparison to a previous checksum is meaningful only if the readback data is independent of the current device state. CLB outputs should not be included (Read Capture option not



used), and if RAM is present, the RAM content must be unchanged.

Statistically, one error out of 2048 might go undetected.

## **Configuration Sequence**

There are four major steps in the XC4000 Series power-up configuration sequence.

- Configuration Memory Clear
- Initialization
- Configuration
- Start-Up

The full process is illustrated in Figure 46.

#### **Configuration Memory Clear**

When power is first applied or is reapplied to an FPGA, an internal circuit forces initialization of the configuration logic. When Vcc reaches an operational level, and the circuit passes the write and read test of a sample pair of configuration bits, a time delay is started. This time delay is nominally 16 ms, and up to 10% longer in the low-voltage devices. The delay is four times as long when in Master Modes (M0 Low), to allow ample time for all slaves to reach a stable Vcc. When all INIT pins are tied together, as recommended, the longest delay takes precedence. Therefore, devices with different time delays can easily be mixed and matched in a daisy chain.

This delay is applied only on power-up. It is not applied when re-configuring an FPGA by pulsing the  $\overrightarrow{\text{PROGRAM}}$  pin



Figure 45: Circuit for Generating CRC-16



Figure 46: Power-up Configuration Sequence

XILINX®

Low. During this time delay, or as long as the PROGRAM input is asserted, the configuration logic is held in a Configuration Memory Clear state. The configuration-memory frames are consecutively initialized, using the internal oscillator.

At the end of each complete pass through the frame addressing, the power-on time-out delay circuitry and the level of the  $\overrightarrow{PROGRAM}$  pin are tested. If neither is asserted, the logic initiates one additional clearing of the configuration frames and then tests the  $\overrightarrow{INIT}$  input.

#### Initialization

During initialization and configuration, user pins HDC,  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE provide status outputs for the system interface. The outputs  $\overline{\text{LDC}}$ ,  $\overline{\text{INIT}}$  and DONE are held Low and HDC is held High starting at the initial application of power.

The open drain  $\overline{\text{INIT}}$  pin is released after the final initialization pass through the frame addresses. There is a deliberate delay of 50 to 250 µs (up to 10% longer for low-voltage devices) before a Master-mode device recognizes an inactive  $\overline{\text{INIT}}$ . Two internal clocks after the  $\overline{\text{INIT}}$  pin is recognized as High, the FPGA samples the three mode lines to determine the configuration mode. The appropriate interface lines become active and the configuration preamble and data can be loaded.Configuration

The 0010 preamble code indicates that the following 24 bits represent the length count. The length count is the total number of configuration clocks needed to load the complete configuration data. (Four additional configuration clocks are required to complete the configuration process, as discussed below.) After the preamble and the length count have been passed through to all devices in the daisy chain, DOUT is held High to prevent frame start bits from reaching any daisy-chained devices.

A specific configuration bit, early in the first frame of a master device, controls the configuration-clock rate and can increase it by a factor of eight. Therefore, if a fast configuration clock is selected by the bitstream, the slower clock rate is used until this configuration bit is detected.

Each frame has a start field followed by the frame-configuration data bits and a frame error field. If a frame data error is detected, the FPGA halts loading, and signals the error by pulling the open-drain INIT pin Low. After all configuration frames have been loaded into an FPGA, DOUT again follows the input data so that the remaining data is passed on to the next device.

## **Delaying Configuration After Power-Up**

There are two methods of delaying configuration after power-up: put a logic Low on the PROGRAM input, or pull the bidirectional INIT pin Low, using an open-collector (open-drain) driver. (See Figure 46 on page 50.)

A Low on the **PROGRAM** input is the more radical approach, and is recommended when the power-supply

rise time is excessive or poorly defined. As long as PRO-GRAM is Low, the FPGA keeps clearing its configuration memory. When PROGRAM goes High, the configuration memory is cleared one more time, followed by the beginning of configuration, provided the INIT input is not externally held Low. Note that a Low on the PROGRAM input automatically forces a Low on the INIT output. The XC4000 Series PROGRAM pin has a permanent weak pull-up.

Using an open-collector or open-drain driver to hold  $\overline{\text{INIT}}$ Low before the beginning of configuration causes the FPGA to wait after completing the configuration memory clear operation. When  $\overline{\text{INIT}}$  is no longer held Low externally, the device determines its configuration mode by capturing its mode pins, and is ready to start the configuration process. A master device waits up to an additional 250 µs to make sure that any slaves in the optional daisy chain have seen that  $\overline{\text{INIT}}$  is High.

## Start-Up

Start-up is the transition from the configuration process to the intended user operation. This transition involves a change from one clock source to another, and a change from interfacing parallel or serial configuration data where most outputs are 3-stated, to normal operation with I/O pins active in the user-system. Start-up must make sure that the user-logic 'wakes up' gracefully, that the outputs become active without causing contention with the configuration signals, and that the internal flip-flops are released from the global Reset or Set at the right time.

Figure 47 describes start-up timing for the three Xilinx families in detail. The configuration modes can use any of the four timing sequences.

To access the internal start-up signals, place the STARTUP library symbol.

## Start-up Timing

Different FPGA families have different start-up sequences.

The XC2000 family goes through a fixed sequence. DONE goes High and the internal global Reset is de-activated one CCLK period after the I/O become active.

The XC3000A family offers some flexibility. DONE can be programmed to go High one CCLK period before or after the I/O become active. Independent of DONE, the internal global Reset is de-activated one CCLK period before or after the I/O become active.

The XC4000 Series offers additional flexibility. The three events — DONE going High, the internal Set/Reset being de-activated, and the user I/O going active — can all occur in any arbitrary sequence. Each of them can occur one CCLK period before or after, or simultaneous with, any of the others. This relative timing is selected by means of software options in the bitstream generation software.

The default option, and the most practical one, is for DONE to go High first, disconnecting the configuration data source and avoiding any contention when the I/Os become active one clock later. Reset/Set is then released another clock period later to make sure that user-operation starts from stable internal conditions. This is the most common sequence, shown with heavy lines in Figure 47, but the designer can modify it to meet particular requirements.

Normally, the start-up sequence is controlled by the internal device oscillator output (CCLK), which is asynchronous to the system clock.

XC4000 Series offers another start-up clocking option, UCLK\_NOSYNC. The three events described above need not be triggered by CCLK. They can, as a configuration option, be triggered by a user clock. This means that the device can wake up in synchronism with the user system.

When the UCLK\_SYNC option is enabled, the user can externally hold the open-drain DONE output Low, and thus stall all further progress in the start-up sequence until DONE is released and has gone High. This option can be used to force synchronization of several FPGAs to a common user clock, or to guarantee that all devices are successfully configured before any I/Os go active.

If either of these two options is selected, and no user clock is specified in the design or attached to the device, the chip could reach a point where the configuration of the device is complete and the Done pin is asserted, but the outputs do not become active. The solution is either to recreate the bitstream specifying the start-up clock as CCLK, or to supply the appropriate user clock.

#### Start-up Sequence

The Start-up sequence begins when the configuration memory is full, and the total number of configuration clocks

received since  $\overline{\text{INIT}}$  went High equals the loaded value of the length count.

The next rising clock edge sets a flip-flop Q0, shown in Figure 48. Q0 is the leading bit of a 5-bit shift register. The outputs of this register can be programmed to control three events.

- The release of the open-drain DONE output
- The change of configuration-related pins to the user function, activating all IOBs.
- The termination of the global Set/Reset initialization of all CLB and IOB storage elements.

The DONE pin can also be wire-ANDed with DONE pins of other FPGAs or with other external signals, and can then be used as input to bit Q3 of the start-up register. This is called "Start-up Timing Synchronous to Done In" and is selected by either CCLK\_SYNC or UCLK\_SYNC.

When DONE is not used as an input, the operation is called "Start-up Timing Not Synchronous to DONE In," and is selected by either CCLK\_NOSYNC or UCLK\_NOSYNC.

As a configuration option, the start-up control register beyond Q0 can be clocked either by subsequent CCLK pulses or from an on-chip user net called STARTUP.CLK. These signals can be accessed by placing the STARTUP library symbol.

#### Start-up from CCLK

If CCLK is used to drive the start-up, Q0 through Q3 provide the timing. Heavy lines in Figure 47 show the default timing, which is compatible with XC2000 and XC3000 devices using early DONE and late Reset. The thin lines indicate all other possible timing options.

# XC4000E/EX/XL Program Readback Switching Characteristic Guidelines

Testing of the switching parameters is modeled after testing methods specified by MIL-M-38510/605. All devices are 100% functionally tested. Internal timing parameters are not measured directly. They are derived from benchmark timing patterns that are taken at device introduction, prior to any process improvements.

The following guidelines reflect worst-case values over the recommended operating conditions.



#### E/EX

|           | Description                                    |   | Symbol            | Min | Max | Units |
|-----------|--|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T <sub>RTRC</sub> | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 | T <sub>RCRT</sub> | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 | T <sub>RCRD</sub> | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 | T <sub>RCRR</sub> | -   | 250 | ns    |
|           | High time                                      | 5 | T <sub>RCH</sub>  | 250 | 500 | ns    |
|           | Low time                                       | 4 | T <sub>RCL</sub>  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

#### XL

|           | Description                                    | Ś | Symbol            | Min | Max | Units |
|-----------|--|---|-------------------|-----|-----|-------|
| rdbk.TRIG | rdbk.TRIG setup to initiate and abort Readback | 1 | T <sub>RTRC</sub> | 200 | -   | ns    |
|           | rdbk.TRIG hold to initiate and abort Readback  | 2 | T <sub>RCRT</sub> | 50  | -   | ns    |
| rdclk.1   | rdbk.DATA delay                                | 7 | T <sub>RCRD</sub> | -   | 250 | ns    |
|           | rdbk.RIP delay                                 | 6 | T <sub>RCRR</sub> | -   | 250 | ns    |
|           | High time                                      | 5 | T <sub>RCH</sub>  | 250 | 500 | ns    |
|           | Low time                                       | 4 | T <sub>RCL</sub>  | 250 | 500 | ns    |

Note 1: Timing parameters apply to all speed grades.

Note 2: If rdbk.TRIG is High prior to Finished, Finished will trigger the first Readback.

The seven configuration modes are discussed in detail in this section. Timing specifications are included.

## **Slave Serial Mode**

In Slave Serial mode, an external signal drives the CCLK input of the FPGA. The serial configuration bitstream must be available at the DIN input of the lead FPGA a short setup time before each rising CCLK edge.

The lead FPGA then presents the preamble data—and all data that overflows the lead device—on its DOUT pin.

There is an internal delay of 0.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

ST XILINX®

Figure 51 shows a full master/slave system. An XC4000 Series device in Slave Serial mode should be connected as shown in the third device from the left.

Slave Serial mode is selected by a <111> on the mode pins (M2, M1, M0). Slave Serial is the default mode if the mode pins are left unconnected, as they have weak pull-up resistors during configuration.



Figure 51: Master/Slave Serial Mode Circuit Diagram



|      | Description | 5 | Symbol           | Min | Max | Units |
|------|-------------|---|------------------|-----|-----|-------|
|      | DIN setup   | 1 | T <sub>DCC</sub> | 20  |     | ns    |
|      | DIN hold    | 2 | T <sub>CCD</sub> | 0   |     | ns    |
| CCLK | DIN to DOUT | 3 | T <sub>CCO</sub> |     | 30  | ns    |
| COLK | High time   | 4 | T <sub>CCH</sub> | 45  |     | ns    |
|      | Low time    | 5 | T <sub>CCL</sub> | 45  |     | ns    |
|      | Frequency   |   | F <sub>cc</sub>  |     | 10  | MHz   |

Note: Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

Figure 52: Slave Serial Mode Programming Switching Characteristics

# Synchronous Peripheral Mode

Synchronous Peripheral mode can also be considered Slave Parallel mode. An external signal drives the CCLK input(s) of the FPGA(s). The first byte of parallel configuration data must be available at the Data inputs of the lead FPGA a short setup time before the rising CCLK edge. Subsequent data bytes are clocked in on every eighth consecutive rising CCLK edge.

The same CCLK edge that accepts data, also causes the RDY/BUSY output to go High for one CCLK period. The pin name is a misnomer. In Synchronous Peripheral mode it is really an ACKNOWLEDGE signal. Synchronous operation does not require this response, but it is a meaningful signal for test purposes. Note that RDY/BUSY is pulled High with a high-impedance pullup prior to INIT going High.

The lead FPGA serializes the data and presents the preamble data (and all data that overflows the lead device) on its DOUT pin. There is an internal delay of 1.5 CCLK periods, which means that DOUT changes on the falling CCLK edge, and the next FPGA in the daisy chain accepts data on the subsequent rising CCLK edge.

In order to complete the serial shift operation, 10 additional CCLK rising edges are required after the last data byte has been loaded, plus one more CCLK cycle for each daisy-chained device.

Synchronous Peripheral mode is selected by a <011> on the mode pins (M2, M1, M0).



Figure 56: Synchronous Peripheral Mode Circuit Diagram



|         | Description   |   | Symbol            | Min | Max | Units           |
|---------|---|---|-------------------|-----|-----|-----------------|
| 10/rite | Effective Write time $(\overline{CS0}, \overline{WS}=Low; \overline{RS}, CS1=High)$ | 1 | T <sub>CA</sub>   | 100 |     | ns              |
| vvnie   | DIN setup time  | 2 | T <sub>DC</sub>   | 60  |     | ns              |
|         | DIN hold time   | 3 | T <sub>CD</sub>   | 0   |     | ns              |
|         | RDY/BUSY delay after end of Write or Read   | 4 | T <sub>WTRB</sub> |     | 60  | ns              |
| RDY     | RDY/BUSY active after beginning<br>of Read  | 7 |                   |     | 60  | ns              |
|         | RDY/BUSY Low output (Note 4)  | 6 | T <sub>BUSY</sub> | 2   | 9   | CCLK<br>periods |

Notes: 1. Configuration must be delayed until the INIT pins of all daisy-chained FPGAs are High.

2. The time from the end of WS to CCLK cycle for the new byte of data depends on the completion of previous byte processing and the phase of the internal timing generator for CCLK.

3. CCLK and DOUT timing is tested in slave mode.

4. T<sub>BUSY</sub> indicates that the double-buffered parallel-to-serial converter is not yet ready to receive new data. The shortest T<sub>BUSY</sub> occurs when a byte is loaded into an empty parallel-to-serial converter. The longest T<sub>BUSY</sub> occurs when a new word is loaded into the input register before the second-level buffer has started shifting out data

This timing diagram shows very relaxed requirements. Data need not be held beyond the rising edge of  $\overline{\text{WS}}$ . RDY/BUSY will go active within 60 ns after the end of  $\overline{\text{WS}}$ . A new write may be asserted immediately after RDY/BUSY goes Low, but write may not be terminated until RDY/BUSY has been High for one CCLK period.

#### Figure 59: Asynchronous Peripheral Mode Programming Switching Characteristics

# **User I/O Per Package**

Table 27, Table 28, and Table 29 show the number of user I/Os available in each package for XC4000-Series devices. Call your local sales office for the latest availability information, or see the Xilinx website at http://www.xilinx.com for the latest revision of the specifications.

| Table 27: User I/O | Chart for | XC4000XL | <b>FPGAs</b> |
|--------------------|-----------|----------|--------------|
|--------------------|-----------|----------|--------------|

|          |     |     | Maximum User Accessible I/O by Package Type |      |      |      |      |      |      |      |      |      |      |      |      |      |              |      |      |      |      |      |      |
|----------|-----|-----|---|------|------|------|------|------|------|------|------|------|------|------|------|------|--------------|------|------|------|------|------|------|
|          | Max | C84 | Q100  | Q100 | Q144 | T144 | Q160 | Q160 | 2176 | T176 | Q208 | 3208 | Q240 | 3240 | 3256 | 3299 | <b>Q</b> 304 | 3352 | G411 | 3432 | 3475 | 3559 | 3560 |
| Device   | I/O | Δ.  | Ъ   | Ĭ    | Ĕ    | Ï    | Ĭ    | Ъ    | μĔ   | Ï    | Ĭ    | Ъ    | Ĭ    | ď    | В    | д    | Ĭ            | м    | Ă    | ы    | ď    | Ъ    | ы    |
| XC4002XL | 64  | 61  | 64  | 64   |      |      |      |      |      |      |      |      |      |      |      |      |              |      |      |      |      |      |      |
| XC4005XL | 112 | 61  | 77  | 77   | 112  |      |      | 112  |      |      |      | 112  |      |      |      |      |              |      |      |      |      |      |      |
| XC4010XL | 160 | 61  | 77  |      | 113  |      |      | 129  | 145  |      |      | 160  |      |      | 160  |      |              |      |      |      |      |      |      |
| XC4013XL | 192 |     |   |      |      | 113  |      | 129  |      | 145  |      | 160  |      | 192  | 192  |      |              |      |      |      |      |      |      |
| XC4020XL | 224 |     |   |      |      | 113  |      | 129  |      | 145  |      | 160  |      | 192  | 205  |      |              |      |      |      |      |      |      |
| XC4028XL | 256 |     |   |      |      |      | 129  |      |      |      | 160  |      | 193  |      | 205  | 256  | 256          | 256  |      |      |      |      |      |
| XC4036XL | 288 |     |   |      |      |      | 129  |      |      |      | 160  |      | 193  |      |      |      | 256          | 288  | 288  | 288  |      |      |      |
| XC4044XL | 320 |     |   |      |      |      | 129  |      |      |      | 160  |      | 193  |      |      |      | 256          | 289  | 320  | 320  |      |      |      |
| XC4052XL | 352 |     |   |      |      |      |      |      |      |      |      |      | 193  |      |      |      | 256          |      | 352  | 352  |      |      | 352  |
| XC4062XL | 384 |     |   |      |      |      |      |      |      |      |      |      | 193  |      |      |      | 256          |      |      | 352  | 384  |      | 384  |
| XC4085XL | 448 |     |   |      |      |      |      |      |      |      |      |      |      |      |      |      |              |      |      | 352  |      | 448  | 448  |

1/29/99

#### Table 28: User I/O Chart for XC4000E FPGAs

|         |     |     |      |      |     | Max    | imum l | Jser A | ccessil  | ole I/O | by Pa | ckage | Туре |      |      |      |     |
|---------|-----|-----|------|------|-----|--------|--------|--------|----------|---------|-------|-------|------|------|------|------|-----|
|         | Max | C84 | 2100 | 2100 | 120 | 2144   | 156    | 160    | 191      | 208     | 1208  | 3223  | 3225 | 2240 | 1240 | 3299 | 304 |
| Device  | I/O | Å   | РС   | 20   | L D | D<br>L | РО     | РС     | PO<br>PO | ВН      | РС    | ЪС    | BG   | ВН   | РС   | ЪО   | ВН  |
| XC4003E | 80  | 61  | 77   | 77   | 80  |        |        |        |          |         |       |       |      |      |      |      |     |
| XC4005E | 112 | 61  | 77   |      |     | 112    | 112    | 112    |          |         | 112   |       |      |      |      |      |     |
| XC4006E | 128 | 61  |      |      |     | 113    | 125    | 128    |          |         | 128   |       |      |      |      |      |     |
| XC4008E | 144 | 61  |      |      |     |        |        | 129    | 144      |         | 144   |       |      |      |      |      |     |
| XC4010E | 160 | 61  |      |      |     |        |        | 129    | 160      | 160     | 160   |       | 160  |      |      |      |     |
| XC4013E | 192 |     |      |      |     |        |        | 129    |          | 160     | 160   | 192   | 192  | 192  | 192  |      |     |
| XC4020E | 224 |     |      |      |     |        |        |        |          | 160     |       | 192   |      | 193  |      |      |     |
| XC4025E | 256 |     |      |      |     |        |        |        |          |         |       | 192   |      | 193  |      | 256  | 256 |

1/29/99

#### Table 29: User I/O Chart for XC4000EX FPGAs

|          | Max | Maximum User Accessible I/O by Package Type |       |       |       |       |       |       |
|----------|-----|---|-------|-------|-------|-------|-------|-------|
| Device   | I/O | HQ208                                       | HQ240 | PG299 | HQ304 | BG352 | PG411 | BG432 |
| XC4028EX | 256 | 160   | 193   | 256   | 256   | 256   |       |       |
| XC4036EX | 288 |   | 193   |       | 256   | 288   | 288   | 288   |

1/29/99